USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	066353/0207			Pages:	27
		Recorded:	01/19/2024
Attorney Dkt #:	850063.001(OTHER LFS-3)
Conveyance:	CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).

Total properties: 13

Patent #:	7292066	Issue Dt:	11/06/2007	Application #:	11115538	Filing Dt:	04/27/2005
Publication #:	US20060262590	Pub Dt:	11/23/2006
Title:	ONE-TIME PROGRAMMABLE CIRCUIT EXPLOITING BJT HFE DEGRADATION

Patent #:	7420397	Issue Dt:	09/02/2008	Application #:	11143916	Filing Dt:	06/01/2005
Publication #:	US20050280451	Pub Dt:	12/22/2005
Title:	LOW-CONSUMPTION INHIBIT CIRCUIT WITH HYSTERESIS

Patent #:	7236031	Issue Dt:	06/26/2007	Application #:	11159818	Filing Dt:	06/23/2005
Publication #:	US20050285650	Pub Dt:	12/29/2005
Title:	FAST BISTABLE CIRCUIT PROTECTED AGAINST RANDOM EVENTS

Patent #:	7301837	Issue Dt:	11/27/2007	Application #:	11291478	Filing Dt:	11/30/2005
Publication #:	US20060156193	Pub Dt:	07/13/2006
Title:	ERROR TEST FOR AN ADDRESS DECODER OF A NON-VOLATILE MEMORY

Patent #:	7277034	Issue Dt:	10/02/2007	Application #:	11402286	Filing Dt:	04/11/2006
Publication #:	US20060238393	Pub Dt:	10/26/2006
Title:	GAIN CONTROL FOR CARTESIAN LOOP TRANSMITTER WITH DIGITAL PROCESSING

Patent #:	7568140	Issue Dt:	07/28/2009	Application #:	11913102	Filing Dt:	12/12/2007
Publication #:	US20080191741	Pub Dt:	08/14/2008
Title:	INTEGRATED CIRCUIT HAVING CONFIGURABLE CELLS AND A SECURED TEST MODE

Patent #:	7736932	Issue Dt:	06/15/2010	Application #:	11960024	Filing Dt:	12/19/2007
Publication #:	US20080149968	Pub Dt:	06/26/2008
Title:	METHOD OF MANUFACTURING SENSOR WITH PHOTODIODE AND CHARGE TRANSFER TRANSISTOR

Patent #:	7701030	Issue Dt:	04/20/2010	Application #:	11963939	Filing Dt:	12/24/2007
Publication #:	US20080150071	Pub Dt:	06/26/2008
Title:	PINNED PHOTODIODE WITH HIGH STORAGE CAPACITY, METHOD OF MANUFACTURE AND IMAGE SENSOR INCORPORATING SAME

Patent #:	7755960	Issue Dt:	07/13/2010	Application #:	12333426	Filing Dt:	12/12/2008
Publication #:	US20090154273	Pub Dt:	06/18/2009
Title:	MEMORY INCLUDING A PERFORMANCE TEST CIRCUIT

Patent #:	8458556	Issue Dt:	06/04/2013	Application #:	12900584	Filing Dt:	10/08/2010
Publication #:	US20110087946	Pub Dt:	04/14/2011
Title:	LOW COMPLEXITY FINITE PRECISION DECODERS AND APPARATUS FOR LDPC CODES

Patent #:	8730756	Issue Dt:	05/20/2014	Application #:	13312679	Filing Dt:	12/06/2011
Publication #:	US20130142003	Pub Dt:	06/06/2013
Title:	DUAL CLOCK EDGE TRIGGERED MEMORY

Assignor

Exec Dt:

01/26/2023

Assignee

29 BOULEVARD ROMAIN ROLLAND

MONTROUGE, FRANCE 92120

Correspondence name and address
	TESSA MCCLURE
	701 FIFTH AVENUE, SUITE 5400
	SEED IP LAW GROUP LLP
	SEATTLE, WA 98104

Search Results as of: 09/25/2024 06:15 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6