|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10596044
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
HIGH FREQUENCY THIN FILM ELECTRICAL CIRCUIT ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
10596205
|
Filing Dt:
|
08/07/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
LINEAR APPROXIMATION OF THE MAX* OPERATION FOR LOG-MAP DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
10596366
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
POWER AMPLIFIER MODULE AND A TIME DIVISION MULTIPLE ACCESS RADIO
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
10596367
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
A MULTIMODE DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
10596369
|
Filing Dt:
|
07/13/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
MULTI-STANDARD TURBO INTERLEAVER USING TABLES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
10596455
|
Filing Dt:
|
06/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT CLOCK DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
10596910
|
Filing Dt:
|
11/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
LOW IF RADIO RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
10597179
|
Filing Dt:
|
07/14/2006
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
SYSTEM FOR AUDIO SIGNAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
10598352
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
UNIVERSAL SERIAL BUS TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10598955
|
Filing Dt:
|
09/15/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
LOW DROP-OUT DC VOLTAGE REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
10599032
|
Filing Dt:
|
09/18/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE OBTAINED BY MEANS OF SAID METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10607749
|
Filing Dt:
|
06/27/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
PROTECTION CIRCUIT AND METHOD FOR FLOATING POWER TRANSFER DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10796484
|
Filing Dt:
|
03/08/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
CONFIGURATOR ARRANGEMENT AND APPROACH THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
10801725
|
Filing Dt:
|
03/15/2004
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
ELECTRONIC CIRCUIT FOR RANDOM NUMBER GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10801768
|
Filing Dt:
|
03/15/2004
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
VLSI IMPLEMENTATION OF METASTABILITY-BASED RANDOM NUMBER GENERATOR USING DELAY LADDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10801808
|
Filing Dt:
|
03/15/2004
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
METHOD AND APPARATUS OF RETAINING MAXIMUM SPEED OF FLIP-FLOP METASTABILITY BASED RANDOM NUMBER GENERATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10801811
|
Filing Dt:
|
03/15/2004
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR CHOOSING A COMBINATION OF LOGIC FOR GENERATING RANDOM NUMBERS USING A DIFFERENCE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10834024
|
Filing Dt:
|
04/29/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
WIRELESS TRANSCEIVER AND METHOD OF OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10841147
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
OVERLAY BOX STRUCTURE FOR MEASURING PROCESS INDUCED LINE SHORTENING EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10857040
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
TEMPERATURE COMPENSATED ON-CHIP BIAS CIRCUIT FOR LINEAR RF HBT POWER AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10857041
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
DOUBLE-SAMPLED INTEGRATOR SYSTEM AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
10868903
|
Filing Dt:
|
06/17/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
COMMON SIGNALLING MODE FOR USE WITH MULTIPLE WIRELESS FORMATS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10868948
|
Filing Dt:
|
06/17/2004
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
MULTIPLE-STAGE FILTERING DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
10873894
|
Filing Dt:
|
06/21/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
SEQUENTIAL ORDERING OF TRANSACTIONS IN DIGITAL SYSTEMS WITH MULTIPLE REQUESTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
10881144
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
ULTRA-THIN DIE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
10882083
|
Filing Dt:
|
06/29/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
SIMULTANEOUS MULTIPLE CHANNEL RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10902021
|
Filing Dt:
|
07/30/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR THE MITIGATION OF SPECTRAL LINES IN AN ULTRAWIDE BANDWIDTH TRANSCEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10923284
|
Filing Dt:
|
08/20/2004
|
Publication #:
|
|
Pub Dt:
|
01/27/2005
| | | | |
Title:
|
MEMORY ACCELERATOR WITH TWO INSTRUCTION SET FETCH PATH TO PREFETCH SECOND SET WHILE EXECUTING FIRST SET OF NUMBER OF INSTRUCTIONS IN ACCESS DELAY TO INSTRUCTION CYCLE RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
10925046
|
Filing Dt:
|
08/24/2004
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
METHOD FOR THE IMPROVED RECOGNITION OF THE VALIDITY OF IEEE 802.11A SIGNALS, AND CIRCUIT ARRANGEMENT FOR PERFORMING THE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10927921
|
Filing Dt:
|
08/27/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
APPLICATIONS OF A HIGH IMPEDANCE SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10927944
|
Filing Dt:
|
08/27/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
FREQUENCY SELECTIVE HIGH IMPEDANCE SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
10939535
|
Filing Dt:
|
09/13/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR IMPLEMENTING SOFTWARE BREAKPOINTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
10945319
|
Filing Dt:
|
09/20/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
DEPOSITION AND PATTERNING OF BORON NITRIDE NANOTUBE ILD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10949057
|
Filing Dt:
|
09/23/2004
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
SEMICONDUCTOR PROCESS WITH FIRST TRANSISTOR TYPES ORIENTED IN A FIRST PLANE AND SECOND TRANSISTOR TYPES ORIENTED IN A SECOND PLANE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10952587
|
Filing Dt:
|
09/27/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
System and method for storing data
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10952813
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR ULTRA WIDEBAND COMMUNICATIONS USING MULTIPLE CODE WORDS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10955658
|
Filing Dt:
|
09/30/2004
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
ISOLATION TRENCH PERIMETER IMPLANT FOR THRESHOLD VOLTAGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10958831
|
Filing Dt:
|
10/05/2004
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
Title:
|
WELL BIAS VOLTAGE GENERATOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10960676
|
Filing Dt:
|
10/07/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
Apparatus and method for constructions of stacked inductive components
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10962944
|
Filing Dt:
|
10/12/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
INTEGRATION OF MULTIPLE GATE DIELECTRICS BY SURFACE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
10963387
|
Filing Dt:
|
10/12/2004
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
DC INTERFERENCE REMOVAL IN WIRELESS COMMUNICATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10965963
|
Filing Dt:
|
10/15/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
Differentially nitrided gate dielectrics in CMOS fabrication process
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10965964
|
Filing Dt:
|
10/15/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
LOW RC PRODUCT TRANSISTORS IN SOI SEMICONDUCTOR PROCESS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10969486
|
Filing Dt:
|
10/20/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
Plasma impurification of a metal gate in a semiconductor fabrication process
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
10969498
|
Filing Dt:
|
10/20/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
INFRARED ADAPTER WITH DATA PACKET THROTTLE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
10971657
|
Filing Dt:
|
10/22/2004
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
MANUFACTURING METHOD TO CONSTRUCT SEMICONDUCTOR-ON-INSULATOR WITH CONDUCTOR LAYER SANDWICHED BETWEEN BURIED DIELECTRIC LAYER AND SEMICONDUCTOR LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10974658
|
Filing Dt:
|
10/27/2004
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
THERMALLY ENHANCED MOLDED PACKAGE FOR SEMICONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10975375
|
Filing Dt:
|
10/29/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROVIDING A SINGLE-ENDED RECEIVE PORTION AND A DIFFERENTIAL TRANSMIT PORTION IN A WIRELESS TRANSCEIVER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10980445
|
Filing Dt:
|
11/03/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
Forming gas anneal process for high dielectric constant gate dielectrics in a semiconductor fabrication process
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
10980707
|
Filing Dt:
|
11/03/2004
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
PHASE MODULATING AND COMBINING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
10981086
|
Filing Dt:
|
11/04/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
SYSTEM AND METHOD OF READING NON-VOLATILE COMPUTER MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10990367
|
Filing Dt:
|
11/18/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR ADJUSTING TIMING ALIGNMENT USING PROGRAMMABLE CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10990400
|
Filing Dt:
|
11/18/2004
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR REDUCING DIRECT CURRENT BIASES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10996319
|
Filing Dt:
|
11/22/2004
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
SEMICONDUCTOR PROCESS FOR FORMING STRESS ABSORBENT SHALLOW TRENCH ISOLATION STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
10998572
|
Filing Dt:
|
11/30/2004
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
METHOD FOR SHARING BANDWIDTH USING REDUCED DUTY CYCLE SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
10998716
|
Filing Dt:
|
11/30/2004
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR USING PROGRAMMABLE FREQUENCY OFFSETS IN A DATA NETWORK
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11000717
|
Filing Dt:
|
12/01/2004
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
Semiconductor fabrication process including source/drain recessing and filling
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11007705
|
Filing Dt:
|
12/08/2004
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
DESIGN ANALYSIS TOOL AND METHOD FOR DERIVING CORRESPONDENCE BETWEEN STORAGE ELEMENTS OF TWO MEMORY MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11015538
|
Filing Dt:
|
12/17/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
SYSTEM, METHOD AND SEMICONDUCTOR DEVICE FOR CHARGING A SECONDARY BATTERY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11022813
|
Filing Dt:
|
12/28/2004
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
Integrated circuit packaging device and method for matching impedance
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11022883
|
Filing Dt:
|
12/28/2004
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR DYNAMICALLY ADJUSTING A FILTER BANDWIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
11023014
|
Filing Dt:
|
12/22/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING DIELECTRIC LAYER, AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11024803
|
Filing Dt:
|
12/30/2004
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
DECISION VOTING IN A PARALLEL DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
11024804
|
Filing Dt:
|
12/30/2004
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
PARALLEL DECODER FOR ULTRAWIDE BANDWIDTH RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11024805
|
Filing Dt:
|
12/30/2004
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
TRACK BUFFER IN A PARALLEL DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11026670
|
Filing Dt:
|
12/31/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
SATELLITE MULTI-CHOICE SWITCH SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
11028811
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
SEMICONDUCTOR FABRICATION PROCESS INCLUDING RECESSED SOURCE/DRAIN REGIONS IN AN SOI WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11036132
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
DUAL STAGE AUTOMATIC GAIN CONTROL IN AN ULTRA WIDEBAND RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11036133
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METHOD FOR POLLING IN A MEDIUM ACCESS CONTROL PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11043577
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
SEMICONDUCTOR FABRICATION PROCESS EMPLOYING STRESS INDUCING SOURCE DRAIN STRUCTURES WITH GRADED IMPURITY CONCENTRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11043619
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
NOVEL GATE DIELECTRIC AND METAL GATE INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11045362
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR RAKE TRAINING DURING ACQUISITION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11046079
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
ELECTRONIC DEVICE COMPRISING A GATE ELECTRODE INCLUDING A METAL-CONTAINING LAYER HAVING ONE OR MORE IMPURITIES AND A PROCESS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
11046910
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
CLOSED LOOP POWER CONTROL WITH HIGH DYNAMIC RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11047402
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR INDICATING ZERO-CROSSINGS OF A SIGNAL IN THE PRESENCE OF NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11047543
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
HYBRID-FET AND ITS APPLICATION AS SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11047946
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
ASYMMETRIC SPACERS AND ASYMMETRIC SOURCE/DRAIN EXTENSION LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
11050079
|
Filing Dt:
|
02/03/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD FOR MANUFACTURING THIN GAAS DIE WITH COPPER-BACK METAL STRUCTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11057743
|
Filing Dt:
|
02/14/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
Blind RF carrier feedthrough suppression in a transmitter
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11058071
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
PROCESSES FOR FORMING ELECTRONIC DEVICES INCLUDING A SEMICONDUCTOR LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11060833
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
PROCESSES FOR TESTING A REGION FOR AN ANALYTE AND A PROCESS FOR FORMING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11066307
|
Filing Dt:
|
02/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
METHOD OF REPEATING DATA TRANSMISSION BETWEEN NETWORK DEVICES BY TIMING A FIRST PREDETERMINED PERIOD AFTER PREVIOUS FIRST DATA TRANSMISSION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11069537
|
Filing Dt:
|
03/01/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
ANTI-GATE LEAKAGE PROGRAMMABLE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
11069664
|
Filing Dt:
|
03/01/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
FULLY PROGRAMMABLE PHASE LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11070970
|
Filing Dt:
|
03/03/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR TESTING MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11071977
|
Filing Dt:
|
03/04/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
Electronic devices including non-volatile memory structures and processes for forming the same
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11072878
|
Filing Dt:
|
03/04/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
Vertical transistor NVM with body contact structure and method
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
11076855
|
Filing Dt:
|
03/11/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
METHOD OF COMMUNICATING WITH A NETWORK DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11079674
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING AN ARRAY AND PROCESS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11083878
|
Filing Dt:
|
03/18/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
PROCESS OF FORMING A NON-VOLATILE MEMORY CELL INCLUDING A CAPACITOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11084283
|
Filing Dt:
|
03/18/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
PROCESSES FOR FORMING ELECTRONIC DEVICES INCLUDING NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11085967
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR MANAGING MULTI-PLANE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11085995
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR COMMUNICATING WITH MEMORY DEVICES UTILIZING SELECTED TIMING PARAMETERS FROM A TIMING TABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11086045
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
HIGHER LINEARITY PASSIVE MIXER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
11093265
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
METHOD OF FABRICATING SELF-ALIGNED SOURCE AND DRAIN CONTACTS IN A DOUBLE GATE FET WITH CONTROLLED MANUFACTURING OF A THIN SI OR NON-SI CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11094593
|
Filing Dt:
|
03/30/2005
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
SYSTEM FOR INTEGRATED DATA INTEGRITY VERIFICATION AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
11095066
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
MULTIPLE REFERENCE CLOCK SYNTHESIZER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11095274
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
AGC with integrated wideband interferer detection
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11095910
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR ADJUSTING DYNAMIC RANGE OF ANALOG-TO-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11096515
|
Filing Dt:
|
03/31/2005
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
TRANSITIONAL DIELECTRIC LAYER TO IMPROVE RELIABILITY AND PERFORMANCE OF HIGH DIELECTRIC CONSTANT TRANSISTORS
|
|