|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09119045
|
Filing Dt:
|
07/20/1998
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09119053
|
Filing Dt:
|
07/20/1998
|
|
Title:
|
INTEGRATED CIRCUIT HAVING A MEMORY CELL TRANSISTOR WITH A GATE OXIDE LAYER WHICH IS THICKER THAN THE GATE OXIDE LAYER OF A PERIPHERAL CIRCUIT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09120031
|
Filing Dt:
|
07/21/1998
|
|
Title:
|
OUTPUT CIRCUIT AND SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE HAVING A FUNCTION OF PREVENTING OUTPUT OF INVALID DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09122061
|
Filing Dt:
|
07/27/1998
|
|
Title:
|
PLASMA GENERATING APPARATUS WITH MULTIPLE MICROWAVE INTRODUCING MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
09122760
|
Filing Dt:
|
07/27/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF INCREASING CHIP YIELDS WHILE MAINTAINING RAPID OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09122763
|
Filing Dt:
|
07/27/1998
|
|
Title:
|
METHOD AND APPARATUS FOR CLEANING PHOTOMASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09122764
|
Filing Dt:
|
07/27/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09124230
|
Filing Dt:
|
07/29/1998
|
|
Title:
|
FAST ACCESSIBLE DYNAMIC TYPE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
09124507
|
Filing Dt:
|
07/29/1998
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE INCLUDING A BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09124508
|
Filing Dt:
|
07/29/1998
|
|
Title:
|
LEVEL CONVERTING CIRCUIT FOR CONVERTING LEVEL OF AN INPUT SIGNAL, INTERNAL POTENTIAL GENERATING CIRCUIT FOR GENERATING INTERNAL POTENTIAL, INTERNAL POTENTIAL GENERATING UNIT GENERATING INTERNAL POTENTIAL, HIGHLY RELIABLE SEMICONDUCTOR DEVICE AND METHOD OF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
09124514
|
Filing Dt:
|
07/29/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE PROVIDED WITH AN INTERFACE CIRCUIT CONSUMING A REDUCED AMOUNT OF CURRENT CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09124834
|
Filing Dt:
|
07/30/1998
|
|
Title:
|
WIRE BONDING METHOD, WIRE BONDING APPARATUS AND SEMICONDUCTOR DEVICE PRODUCED BY THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09124835
|
Filing Dt:
|
07/30/1998
|
|
Title:
|
WIRE BONDING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09124961
|
Filing Dt:
|
07/30/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A HIERARCHICAL POWER SOURCE CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09124964
|
Filing Dt:
|
07/30/1998
|
|
Title:
|
SEMICONDUCTOR DISK DRIVE AND METHOD OF CREATING AN ADDRESS CONVERSION TABLE BASED ON ADDRESS INFORMATION ABOUT DEFECTIVE SECTORS STORED IN AT LEAST ONE SECTOR INDICATED BY A MANAGEMENT CODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09126092
|
Filing Dt:
|
07/30/1998
|
|
Title:
|
GATE ARRAY SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09126279
|
Filing Dt:
|
07/30/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09129095
|
Filing Dt:
|
08/05/1998
|
|
Title:
|
STATIC SEMICONDUCTOR MEMORY DEVICE HAVING ACTIVE MODE AND SLEEP MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09130350
|
Filing Dt:
|
08/13/1998
|
|
Title:
|
INTERRUPT CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09130606
|
Filing Dt:
|
08/07/1998
|
|
Title:
|
PHASE-LOCK LOOP WITH INDEPENDENT PHASE AND FREQUENCY ADJUSTMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09131238
|
Filing Dt:
|
08/07/1998
|
|
Title:
|
FOLDING TYPE A/D CONVERTER AND FOLDING TYPE A/D CONVERTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09131688
|
Filing Dt:
|
08/10/1998
|
|
Title:
|
CIRCUIT MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
09132074
|
Filing Dt:
|
08/10/1998
|
|
Title:
|
CIRCUIT FOR DRIVING POLYPHASE MOTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09133690
|
Filing Dt:
|
08/12/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09134896
|
Filing Dt:
|
08/17/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN SOI STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09138017
|
Filing Dt:
|
08/21/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH IMPROVED PLANARITY AND REDUCED PARASITIC CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09138568
|
Filing Dt:
|
08/24/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09139412
|
Filing Dt:
|
08/25/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
09139658
|
Filing Dt:
|
08/25/1998
|
|
Title:
|
MULTI-CHIP IC MEMORY DEVICE WITH A SINGLE COMMAND CONTROLLER AND SIGNAL CLOCK GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09143530
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09144643
|
Filing Dt:
|
08/31/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09145141
|
Filing Dt:
|
09/01/1998
|
|
Title:
|
VOLTAGE GENERATING CIRCUIT FOR SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09146031
|
Filing Dt:
|
09/02/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCLUDING AN SOI SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09149004
|
Filing Dt:
|
09/08/1998
|
|
Title:
|
STATUS-OF-USE DECISION DEVICE FOR A SEAT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09149050
|
Filing Dt:
|
09/08/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE ALLOWING FAST AND STABLE TRANSMISSION OF SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09153268
|
Filing Dt:
|
09/14/1998
|
|
Title:
|
SOCKET FOR SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09154071
|
Filing Dt:
|
09/16/1998
|
|
Title:
|
METHOD OF PRODUCING PHOTO MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09154734
|
Filing Dt:
|
09/17/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF PREVENTING MALFUNCTION DUE TO DISCONNECTION OF COLUMN SELECT LINE OR WORD SELECT LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09154753
|
Filing Dt:
|
09/17/1998
|
|
Title:
|
VOLTAGE CONTROLLED OSCILLATOR AND CHARGE PUMP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09158526
|
Filing Dt:
|
09/22/1998
|
|
Title:
|
MASK PATTERN VERIFICATION APPARATUS EMPLOYING SUPER-RESOLUTION TECHNIQUE, MASK PATTERN VERIFICATION METHOD EMPLOYING SUPER-RESOLUTION TECHNIQUE, AND MEDIUM WITH PROGRAM THEREOF.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09159617
|
Filing Dt:
|
09/24/1998
|
|
Title:
|
WORD LINE NON-BOOSTED DYNAMIC SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
09162788
|
Filing Dt:
|
09/30/1998
|
|
Title:
|
LEAD FRAME INCLUDING HANGING LEADS AND HANGING LEAD REINFORCEMENT IN A SEMICONDUCTOR DEVICE INCLUDING THE LEAD FRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09166090
|
Filing Dt:
|
10/05/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE PROVIDED WITH A CIRCUIT PERFORMING FAST DATA READING WITH A LOW POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09166584
|
Filing Dt:
|
10/06/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09166586
|
Filing Dt:
|
10/06/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE IN WHICH DATA ARE READ AND WRITTEN ASYNCHRONOUSLY WITH APPLICATION OF ADDRESS SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09166906
|
Filing Dt:
|
10/06/1998
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
|
Title:
|
STATIC SEMICONDUCTOR MEMORY CELL FORMED IN AN N-WELL AND P-WELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09170223
|
Filing Dt:
|
10/13/1998
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE CAPABLE OF RAPIDLY, HIGHLY PRECISELY MATCHING INTERNAL CLOCK PHASE TO EXTERNAL CLOCK PHASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09172769
|
Filing Dt:
|
10/15/1998
|
|
Title:
|
CHARGE PUMP CIRCUIT CAPABLE OF GENERATING POSITIVE AND NEGATIVE VOLTAGES AND NONVOLATILE SEMICONDUCTOR MEMORY DEVICE COMPRISING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09176318
|
Filing Dt:
|
10/22/1998
|
|
Title:
|
FIFO MEMORY HAVING REDUCED SCALE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09176880
|
Filing Dt:
|
10/21/1998
|
|
Title:
|
TEST CIRCUIT FOR A SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR BURN-IN TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09177483
|
Filing Dt:
|
10/23/1998
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING A FUSE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09177484
|
Filing Dt:
|
10/23/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH PREDECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09177503
|
Filing Dt:
|
10/23/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09178494
|
Filing Dt:
|
10/26/1998
|
|
Title:
|
INTEGRATED CIRCUIT DEVICE INCLUDING CMOS TRI-STATE DRIVERS SUITABLE FOR POWERDOWN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09178580
|
Filing Dt:
|
10/26/1998
|
|
Title:
|
CLOCK GENERATOR AND CLOCK GENERATING METHOD CAPABLE OF VARYING CLOCK FREQUENCY WITHOUT INCREASING THE NUMBER OF DELAY ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09179897
|
Filing Dt:
|
10/28/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09181562
|
Filing Dt:
|
10/29/1998
|
|
Title:
|
DYNAMIC SEMICONDUCTOR MEMORY DEVICE HAVING EXCELLENT CHARGE RETENTION CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09182526
|
Filing Dt:
|
10/30/1998
|
|
Title:
|
SYSTEM FOR ANALYZING A FAILURE IN A SEMICONDUCTOR WAFER BY CALCULATING CORRELATION COEFFICIENT BETWEEN COLLATED DATA OF DEFECTS PER PRESCRIBED UNIT AND FAILURES PER PRESCRIBED UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09190140
|
Filing Dt:
|
11/12/1998
|
|
Title:
|
ALIGNER AND PATTERNING METHOD USING PHASE SHIFT MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09191121
|
Filing Dt:
|
11/13/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE OF HIERARCHICAL POWER SOURCE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09191122
|
Filing Dt:
|
11/13/1998
|
|
Title:
|
VOLTAGE CONVERTING CIRCUIT ALLOWING CONTROL OF CURRENT DRIVABILITY IN ACCORDANCE WITH OPERATIONAL FREQUENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09192462
|
Filing Dt:
|
11/16/1998
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE WITH REDUNDANCY DETERMINATION UNIT THAT CAN SET REPLACEMENT OF REDUNDANT MEMORY ARRAY PROVIDED IN ROW AND COLUMN DIRECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09195212
|
Filing Dt:
|
11/18/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF HIGH SPEED OPERATION AND INCLUDING REDUNDANT CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09195460
|
Filing Dt:
|
11/18/1998
|
|
Title:
|
SWITCHED BACKGATE BIAS FOR FET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
09195461
|
Filing Dt:
|
11/18/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING STROBE BUFFER AND OUTPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09196438
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
SEMICONDUCTOR TESTING APPARATUS FOR TESTING SEMICONDUCTOR DEVICE INCLUDING BUILT IN SELF TEST CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09198363
|
Filing Dt:
|
11/24/1998
|
|
Title:
|
Semiconductor Device Having Smooth Surface For Suppressing
Layer Displacement
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09200469
|
Filing Dt:
|
11/27/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09201832
|
Filing Dt:
|
12/01/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09202562
|
Filing Dt:
|
12/17/1998
|
|
Title:
|
METHOD FOR PRODUCING THIN IC CARDS AND CONSTRUCTION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09203582
|
Filing Dt:
|
12/02/1998
|
|
Title:
|
APPARATUS AND PROCESS FOR PATTERN DISTORTION DETECTION FOR SEMICONDUCTOR PROCESS AND SEMICONDUCTOR DEVICE MANUFACTURED BY USE OF THE APPARATUS OR PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09205586
|
Filing Dt:
|
12/04/1998
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE CAPABLE OF TEST TIME REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09206150
|
Filing Dt:
|
12/07/1998
|
|
Title:
|
DEFECT ANALYSIS METHOD AND PROCESS CONTROL METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09207034
|
Filing Dt:
|
12/08/1998
|
|
Title:
|
FLASH MEMORY WITH PLURAL MEMORY CHIPS OF SAME MEMORY CAPACITY AND SYSTEM UTILIZING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09208477
|
Filing Dt:
|
12/10/1998
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN IMPROVED INTERLAYER CONTACT AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09208492
|
Filing Dt:
|
12/10/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH LARGE INTERNAL BUS WIDTH, INCLUDING MEMORY AND LOGIC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09210811
|
Filing Dt:
|
12/15/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH A VOLTAGE DOWN CONVERTER STABLY GENERATING AN INTERNAL DOWN-CONVERTED VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09212308
|
Filing Dt:
|
12/16/1998
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE HAVING SET UP TIME OF EXTERNAL ADDRESS SIGNAL REDUCED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09213279
|
Filing Dt:
|
12/17/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY CAPABLE OF BURST OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09213288
|
Filing Dt:
|
12/17/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09215298
|
Filing Dt:
|
12/18/1998
|
|
Title:
|
OUTPUT CIRCUIT, PULSE WIDTH MODULATING CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT IN WHICH THE LEVEL OF RINGING IS REDUCED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09215927
|
Filing Dt:
|
12/18/1998
|
|
Title:
|
MULTI-BANK SYSTEM SEMICONDUCTOR MEMORY DEVICE CAPABLE OF OPERATING AT HIGH SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09222793
|
Filing Dt:
|
12/30/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A VOLTAGE LOWERING CIRCUIT OF WHICH SUPPLYING CAPABILITY INCREASES WHEN COLUMN SYSTEM IS IN OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09222794
|
Filing Dt:
|
12/30/1998
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09222799
|
Filing Dt:
|
12/30/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09225450
|
Filing Dt:
|
01/06/1999
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR DEVICE ALLOWING REDUCTION IN CHIP AREA BY SHARING DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
09225451
|
Filing Dt:
|
01/06/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF PERFORMING INTERNAL TEST AT HIGH SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09225504
|
Filing Dt:
|
01/06/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND FABRICATION METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09226158
|
Filing Dt:
|
01/07/1999
|
|
Title:
|
MEMORY INTEGRATED CIRCUIT DEVICE INCLUDING A MEMORY HAVING A CONFIGURATION SUITABLE FOR MIXTURE WITH LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09226161
|
Filing Dt:
|
01/07/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A FUSE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09226163
|
Filing Dt:
|
01/07/1999
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE WHICH CAN BE INSPECTED EVEN WITH LOW SPEED TESTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09226165
|
Filing Dt:
|
01/07/1999
|
|
Title:
|
OVER-ERASURE PREVENTING DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09226195
|
Filing Dt:
|
01/07/1999
|
|
Title:
|
MICROCOMPUTER HAVING MEMORY AND PROCESSOR FORMED ON THE SAME CHIP TO INCREASE THE RATE OF INFORMATION TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09227938
|
Filing Dt:
|
01/11/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING DELAY CIRCUIT FOR CONTROLLING TIMING OF INTERNAL CONTROL SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09228980
|
Filing Dt:
|
01/12/1999
|
|
Title:
|
SWITCHABLE MULTI BIT SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09229265
|
Filing Dt:
|
01/13/1999
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE SUITABLE FOR MERGING WITH LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09229343
|
Filing Dt:
|
01/13/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING HIERARCHICAL WORD LINE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09231397
|
Filing Dt:
|
01/12/1999
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09231548
|
Filing Dt:
|
01/15/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE FORMED ON INSULATING LAYER AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09231630
|
Filing Dt:
|
01/15/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
