|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09062892
|
Filing Dt:
|
04/20/1998
|
Title:
|
AUTOMATIC COMMUNICATION PROTOCOL DETECTION SYSTEM AND METHOD FOR NETWORK SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09063707
|
Filing Dt:
|
04/21/1998
|
Title:
|
MULTIPLE LONG BUS ARCHITECTURE HAVING A NON-TERMINAL TERMINATION ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09064409
|
Filing Dt:
|
04/22/1998
|
Title:
|
METHOD AND SYSTEM FOR EMPLOYING A NON-MASKING INTERRUPT AS AN INPUT-OUTPUT PROCESSOR INTERRUPT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
09064432
|
Filing Dt:
|
04/22/1998
|
Title:
|
METHOD AND SYSTEM FOR REDUCING DATA TRANSFER LATENCY WHEN TRANSFERRING DATA FROM A NETWORK TO A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
09065357
|
Filing Dt:
|
04/23/1998
|
Title:
|
DYNAMIC HIBERNATION TIME IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09067071
|
Filing Dt:
|
04/27/1998
|
Title:
|
APPARATUS , METHOD AND SYSTEM FOR THERMAL MANAGEMENT OF AN ELECTRONIC SYSTEM HAVING SEMICONDUCTOR DEVICES `
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09067177
|
Filing Dt:
|
04/27/1998
|
Title:
|
METHOD AND APPARATUS FOR TESTING GANG MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09069040
|
Filing Dt:
|
04/29/1998
|
Title:
|
ADMINISTRATOR CONTROLLED ARCHITECTURE FOR DISABLING ADD-IN CARD SLOTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09069458
|
Filing Dt:
|
04/28/1998
|
Title:
|
COMPUTER SYSTEM WITH MEMORY CONTROLLER THAT HIDES THE NEXT CYCLE DURING THE CURRENT CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09069515
|
Filing Dt:
|
04/29/1998
|
Title:
|
COMPUTER SYSTEM WITH MEMORY CONTROLLER THAT HIDES COMPLETION OF A CURRENT CYCLE DURING NEXT CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09070233
|
Filing Dt:
|
04/30/1998
|
Title:
|
DEVICE BAY SYSTEM WITHOUT 1394 PHY/LINK INTERFACE TO DEVICE BAY CONTROLLER HAVING A SOFTWARE INTERCEPTING A GUID QUERY AND RETURNING A STORED UNIQUE IDENTIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09070431
|
Filing Dt:
|
04/30/1998
|
Title:
|
COMPUTER MANUFACTURING WITH SMART CONFIGURATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09070458
|
Filing Dt:
|
04/30/1998
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING REMOTE ACCESS TO SECURITY FEATURES ON A COMPUTER NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09070589
|
Filing Dt:
|
04/30/1998
|
Title:
|
CHANNEL CONFIGURATION PROGRAM SERVER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09070603
|
Filing Dt:
|
04/30/1998
|
Title:
|
COMPUTER MANUFACTURING ARCHITECTURE WITH TWO DATA-LOADING PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09070866
|
Filing Dt:
|
04/30/1998
|
Title:
|
METHOD FOR FLASHING ESCD AND VARIABLES INTO A ROM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09070937
|
Filing Dt:
|
04/30/1998
|
Title:
|
INTEGRATION OF BIDIRECTIONAL SWITCHES WITH PROGRAMMABLE LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09071768
|
Filing Dt:
|
04/29/1998
|
Title:
|
PERFORMING A MEMORY ACCESS CYCLE IN A MULTI-PROCESSOR COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09073135
|
Filing Dt:
|
05/05/1998
|
Title:
|
SERIAL BUS SYSTEM FOR SHADOWING REGISTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09073481
|
Filing Dt:
|
05/06/1998
|
Title:
|
16 BIT BIOS INTERRUPT CALLS UNDER 32 BIT PROTECTED MODE APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09075298
|
Filing Dt:
|
05/08/1998
|
Title:
|
DYNAMIC PROXY SERVER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
09076303
|
Filing Dt:
|
05/11/1998
|
Title:
|
AUTOMATIC COMPUTER UPGRADING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
09076305
|
Filing Dt:
|
05/11/1998
|
Title:
|
APPARATUS INCLUDING HEAT SINK STRUCTURE FOR REMOVING HEAT FROM A PRINTED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09078721
|
Filing Dt:
|
05/14/1998
|
Title:
|
NETWORK DEVICE WITH A MANAGEMENT INFORMATION BASE INCLUDING A PLURALITY OF SELECTABLE TRAP DEFINITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09078815
|
Filing Dt:
|
05/14/1998
|
Title:
|
AN ADAPTIVE INTERFACE CONTROLLER THAT CAN OPERATE WITH SEGMENTS OF DIFFERENT PROTOCOL AND TRANSMISSION RATES IN A SINGLE INTEGRATED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09083791
|
Filing Dt:
|
05/22/1998
|
Title:
|
PIVOTABLE COMPUTER ACCESS DOOR STRUCTURE HAVING CONCEALED, BREAK -AWAY HINGE MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09083795
|
Filing Dt:
|
05/22/1998
|
Title:
|
COLLAPSIBLE KEYBOARD MECHANISM WITH INTEGRATED LCD DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09083818
|
Filing Dt:
|
05/22/1998
|
Title:
|
METHOD AND APPARATUS FOR DISASTER TOLERANT COMPUTER SYSTEM USING CASCADED STORAGE CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09083836
|
Filing Dt:
|
05/22/1998
|
Title:
|
PLASTIC COMPUTER HOUSING/ACCESS DOOR APPARATUS WITH INTEGRALLY MOLDED DUAL FUNCTION HINGE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09083891
|
Filing Dt:
|
05/21/1998
|
Title:
|
APPARATUS FOR CONTROLLING THE IMPEDANCE OF HIGH SPEED SIGNALS ON A PRINTED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09085748
|
Filing Dt:
|
05/26/1998
|
Title:
|
COMPUTER NETWORK CLUSTER GENERATION INDICATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09086002
|
Filing Dt:
|
05/27/1998
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING LOGIC ANALYSIS OF CIRCUIT BOARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09086301
|
Filing Dt:
|
05/28/1998
|
Title:
|
PORTABLE COMPUTER WITH BOTH DYNAMIC AND PIEZOELECTRIC TRANSDUCERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09087109
|
Filing Dt:
|
05/29/1998
|
Title:
|
TOWER BUILDING BLOCK BIASED LATCHING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09088131
|
Filing Dt:
|
06/01/1998
|
Title:
|
DUAL PURPOSE APPARATUS METHOD AND SYSTEM FOR ACCELERATED GRAPHICS OR SECOND MEMORY INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09088306
|
Filing Dt:
|
06/01/1998
|
Title:
|
OBSERVABILITY REGISTER ARCHITECTURE FOR EFFICIENT PRODUCTION TEST AND DEBUG
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09089474
|
Filing Dt:
|
06/02/1998
|
Title:
|
ARBITER SYSTEM FOR CENTRAL PROCESSING UNIT HAVING DUAL DOMINOED ENCODERS FOR FOUR INSTRUCTION ISSUE PER MACHINE CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09090271
|
Filing Dt:
|
06/03/1998
|
Title:
|
COMPUTER SYSTEM WITH IMPROVED MEMORY ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09090426
|
Filing Dt:
|
06/04/1998
|
Title:
|
REDUCING POWER CONSUMPTION IN COMPUTER MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09090689
|
Filing Dt:
|
06/04/1998
|
Title:
|
ONBOARD SPEAKER SYSTEM FOR PORTABLE COMPUTERS WHICH MAXIMIZES BROAD SPATIAL IMPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
09092681
|
Filing Dt:
|
06/05/1998
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING RESET OF COMPONENT BOARDS IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09093222
|
Filing Dt:
|
06/08/1998
|
Title:
|
METHOD AND APPARATUS FOR CACHING THE RESULTS OF FUNCTION APPLICATIONS WITH DYNAMIC, FINE-GRAINED DEPENDENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09093223
|
Filing Dt:
|
06/08/1998
|
Title:
|
METHOD FOR DYNAMICALLY PLACING PROCEDURES OF A PROGRAM IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
09094218
|
Filing Dt:
|
06/09/1998
|
Title:
|
SYSTEM FOR REQUESTING ACCESS TO DMA CHANNEL HAVING ADDRESS NOT IN DMA REGISTERS BY REPLACING ADDRESS OF DMA REGISTER WITH ADDRESS OF REQUESTED DMA CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09094733
|
Filing Dt:
|
06/15/1998
|
Title:
|
COMPUTER METHOD AND APPARATUS FOR FILE SYSTEM BLOCK ALLOCATION WITH MULTIPLE REDO
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09094817
|
Filing Dt:
|
06/15/1998
|
Title:
|
NON-OPERATIONAL SHOCK PROTECTION FOR DISK CARRIERS IN A HIGH DENSITY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09095187
|
Filing Dt:
|
06/10/1998
|
Title:
|
DYNAMICALLY ASSIGNING CPUs TO DIFFERENT PARTITIONS EACH HAVING AN OPERATION SYSTEM INSTANCE IN A SHARED MEMORY SPACE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09095265
|
Filing Dt:
|
06/10/1998
|
Title:
|
METHOD AND APPARATUS FOR ADAPTIVELY MIGRATING RESOURCES BETWEEN THE PARTITIONS OF MULTI PROCESSOR COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09096064
|
Filing Dt:
|
06/11/1998
|
Title:
|
MANAGEMENT EVENT NOTIFICATION SYSTEM USING EVENT NOTIFICATION MESSAGES WRITTEN USING A MARKUP LANGUAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
09097090
|
Filing Dt:
|
06/12/1998
|
Title:
|
PRINTED CIRCUIT BOARD HAVING CONDUCTORS WHICH CAN BE DECOUPLED FOR ISOLATING INACTIVE INTEGRATED CIRCUITS CONNECTED THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09097324
|
Filing Dt:
|
06/15/1998
|
Title:
|
HOT-PLUGGABLE DISK DRIVE CARRIER ASSEMBLY WITH NO LOOSE PARTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09097408
|
Filing Dt:
|
06/15/1998
|
Title:
|
HIDING PERIPHERAL MEMORY TRANSACTIONS ON A LOCAL BUS WITHIN A PERIPHERAL CONTROLLER FROM A HOST SYSTEM BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09097409
|
Filing Dt:
|
06/15/1998
|
Title:
|
PERIPHERAL CONTROLLER COMPRISING FIRST MESSAGING UNIT FOR COMMUNICATION WITH FIRST OS DRIVER AND SECOND MESSAGING UNIT FOR COMMUNICATION WITH SECOND OS DRIVER FOR MASS-STORAGE PERIPHERAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09098015
|
Filing Dt:
|
06/15/1998
|
Title:
|
HOST BRIDGE CONFIGURED TO MASK A PORTION OF PERIPHERAL DEVICES COUPLED TO A BUS FURTHER DOWNSTREAM OF THE HOST BRIDGE FROM A HOST PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09098077
|
Filing Dt:
|
06/16/1998
|
Title:
|
DELIVERING MULTIPLE OPTICAL SIGNALS USING LIGHT THAT DOES NOT CARRY THE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09099583
|
Filing Dt:
|
06/18/1998
|
Title:
|
RATE CONTROL AND BIT ALLOCATION FOR LOW BIT RATE VIDEO COMMUNICATION APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09099585
|
Filing Dt:
|
06/18/1998
|
Title:
|
SWELL-LATCH PRINTED CIRCUIT BOARD LATCHING AND EJECTING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09099592
|
Filing Dt:
|
06/18/1998
|
Title:
|
PRINTED CIRCUIT BOARD LATCHING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09100452
|
Filing Dt:
|
06/19/1998
|
Title:
|
SECURE GENERAL PURPOSE INPUT/OUTPUT PINS FOR PROTECTING COMPUTER SYSTEM RESOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09100699
|
Filing Dt:
|
06/19/1998
|
Title:
|
VOLTAGE REGULATOR MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09100919
|
Filing Dt:
|
06/19/1998
|
Title:
|
SYMMETRIC MEMORY BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09103356
|
Filing Dt:
|
06/23/1998
|
Title:
|
SYSTEM FOR REDUCING NOISE IN BUS HAVING PLURALITY OF FIRST AND SECOND SET OF SIGNALS AND A DELAY DEVICE FOR DELAYING PROPAGATION OF SECOND SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09104837
|
Filing Dt:
|
06/25/1998
|
Title:
|
METHOD AND APPARATUS FOR BUS ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09105725
|
Filing Dt:
|
06/25/1998
|
Title:
|
REMOTE SERVER MANAGEMENT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09107081
|
Filing Dt:
|
06/29/1998
|
Title:
|
VERTICALLY ORIENTED DOCKING STATION APPARATUS FOR A PORTABLE COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09109851
|
Filing Dt:
|
07/02/1998
|
Title:
|
SOFT-SWITCHED BUILT-IN ACTIVE SNUBBER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09111042
|
Filing Dt:
|
07/07/1998
|
Title:
|
FLEXIBLE DISPLAY OF MANAGEMENT DATA IN A PROGRAMMABLE EVENT DRIVEN PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09112000
|
Filing Dt:
|
07/08/1998
|
Title:
|
COMPUTER SYSTEM WITH ADAPTIVE MEMORY ARBITRATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09115068
|
Filing Dt:
|
07/14/1998
|
Title:
|
COMPACT MOUNTING OF CHIP CARD READER AT FRONT OF COMPUTER DEVICE BAY AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09115144
|
Filing Dt:
|
07/14/1998
|
Title:
|
AUTOMATIC SCSI TERMINATION READJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09116039
|
Filing Dt:
|
07/15/1998
|
Title:
|
METHOD AND APPARATUS FOR MINIMIZING DCACHE INDEX MATCH ALIASING USING HASHING IN SYNONYM/SUBSET PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09116048
|
Filing Dt:
|
07/15/1998
|
Title:
|
SYSTEM AND METHOD FOR DETECTING SYSTEM MEMORY SIZE USING ROM BASED PAGING TABLES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09116774
|
Filing Dt:
|
07/16/1998
|
Title:
|
TOP AND BOTTOM ACCESS FUNCTIONAL TEST FIXTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09120780
|
Filing Dt:
|
07/22/1998
|
Title:
|
METHOD AND APPARATUS FOR FILTERING INCOMING INFORMATION USING A SEARCH ENGINE AND STORED QUERIES DEFINING USER FOLDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09122689
|
Filing Dt:
|
07/24/1998
|
Title:
|
METHOD OF DETERMINING OF A PROCESS UNDER A SIMULATED OPERATING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09122933
|
Filing Dt:
|
07/27/1998
|
Title:
|
SECURITY MOUNTING STRUCTURE FOR ELECTRONIC APPARATUS COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09123712
|
Filing Dt:
|
07/28/1998
|
Title:
|
METHOD AND APPARATUS FOR FAIR BUS ARBITRATION IN MULTIPLE INITIATOR SCSI SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09126024
|
Filing Dt:
|
07/29/1998
|
Title:
|
CONFIGURATION SIZER FOR SELECTING SYSTEM OF COMPUTER COMPONENTS BASED ON PRICE/PERFORMANCE NORMALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09126110
|
Filing Dt:
|
07/30/1998
|
Title:
|
COMPUTER SYSTEM FOR SUPPORTING INCREASED PCI MASTER DEVICES WITHOUT THE REQUIRING ADDITIONAL BRIDGE CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09127565
|
Filing Dt:
|
07/31/1998
|
Title:
|
METHOD AND APPARATUS FOR COOLING AND ACOUSTIC NOISE REDUCTION IN A COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09128064
|
Filing Dt:
|
08/03/1998
|
Title:
|
SWITCHED-MODE POWER CONVERTER WITH TRIPLE PROTECTION IN A SINGLE LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09133482
|
Filing Dt:
|
08/12/1998
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING A GUARANTEED MINIMUM LEVEL OF PERFORMANCE FOR CONTENT DELIVERY OVER A NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09133514
|
Filing Dt:
|
08/12/1998
|
Title:
|
IMAGE FORMAT CONVERSION WITH TRANSPARENCY COLOR ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09133788
|
Filing Dt:
|
08/12/1998
|
Title:
|
DUAL PURPOSE APPARATUS, METHOD AND SYSTEM FOR ACCELERATED GRAPHICS PORT OR SYSTEM AREA NETWORK INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09134057
|
Filing Dt:
|
08/14/1998
|
Title:
|
COMPUTER SYSTEM WITH SYNCHRONOUS MEMORY ARBITER THAT PERMITS ASYNCHRONOUS MEMORY REQUESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09134080
|
Filing Dt:
|
08/14/1998
|
Title:
|
SELF-LOCKING MOUNTING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09134745
|
Filing Dt:
|
08/14/1998
|
Title:
|
MOUNTING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09135274
|
Filing Dt:
|
08/17/1998
|
Title:
|
SYSTEM AND METHOD FOR IMPROVING PROCESSOR READ LATENCY IN A SYSTEM EMPLOYING ERROR CHECKING AND CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09135620
|
Filing Dt:
|
08/18/1998
|
Title:
|
SYSTEM AND METHOD FOR ALIGNING AN INITIAL CACHE LINE OF DATA READ FROM LOCAL MEMORY BY AN INPUT/OUTPUT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09135703
|
Filing Dt:
|
08/18/1998
|
Title:
|
SYSTEM AND METHOD FOR ALIGNING AN INITIAL CACHE LINE OF DATA READ FROM AN INPUT/OUTPUT DEVICE BY A CENTRAL PROCESSING UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09137801
|
Filing Dt:
|
08/20/1998
|
Title:
|
ON-LINE DISK ARRAY RECONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09138318
|
Filing Dt:
|
08/21/1998
|
Title:
|
BATTERY HOUSING WALL INTERWAVE WITH ALL OF SYSTEM ENCLOSURE TO REDUCE HEIGHT OF PORTABLE COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09140040
|
Filing Dt:
|
08/26/1998
|
Title:
|
SYSTEM AND METHOD FOR CONFIGURING ADAPTERS IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09140146
|
Filing Dt:
|
08/26/1998
|
Title:
|
CIRCUIT AND METHOD EMPLOYING FEEDBACK FOR DRIVING A CLOCKING SIGNAL TO COMPENSATE FOR LOAD-INDUCED SKEW
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
09141702
|
Filing Dt:
|
08/28/1998
|
Title:
|
MEMORY CONTROLLER HAVING PRECHARGE PREDICTION BASED ON PROCESSOR AND PCI BUS CYCLES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
09144249
|
Filing Dt:
|
08/31/1998
|
Title:
|
ELECTRONIC DEVICE SECUREMENT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09150530
|
Filing Dt:
|
09/10/1998
|
Title:
|
PORTABLE COMPUTER WITH LOW-POWER AUDIO CD-PLAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09150804
|
Filing Dt:
|
09/10/1998
|
Title:
|
SYSTEM FOR PROVIDING CONFIGURATION INFORMATION STORED IN A SHARED EEPROM TO A PLURALITY OF SYSTEM COMPONENTS IN ACCORDANCE WITH A SYSTEM COMPONENT PRIORITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09153821
|
Filing Dt:
|
09/15/1998
|
Title:
|
FLEXIBLE PLACEMENT OF GTL END POINTS USING DOUBLE TERMINATION POINTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09158165
|
Filing Dt:
|
09/18/1998
|
Title:
|
SHARED MEMORY INTIALIZATION METHOD FOR SYSTEM HAVING MULTIPLE PROCESSOR CAPABILITY
|
|