USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	013874/0229			Pages:	4
		Recorded:	03/24/2003
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 11

Patent #:	6538957	Issue Dt:	03/25/2003	Application #:	09929633	Filing Dt:	08/14/2001
Publication #:	US20020167857	Pub Dt:	11/14/2002
Title:	APPARATUS AND METHOD FOR DISTRIBUTING A CLOCK SIGNAL ON A LARGE SCALE INTEGRATED CIRCUIT

Patent #:	7100023	Issue Dt:	08/29/2006	Application #:	09935878	Filing Dt:	08/23/2001
Publication #:	US20030046515	Pub Dt:	03/06/2003
Title:	SYSTEM AND METHOD FOR PROCESSING COMPLEX COMPUTER INSTRUCTIONS

Patent #:	6667647	Issue Dt:	12/23/2003	Application #:	10113052	Filing Dt:	04/01/2002
Publication #:	US20020190775	Pub Dt:	12/19/2002
Title:	LOW POWER CLOCK DISTRIBUTION METHODOLOGY

Patent #:	6816946	Issue Dt:	11/09/2004	Application #:	10187072	Filing Dt:	07/01/2002
Publication #:	US20040003178	Pub Dt:	01/01/2004
Title:	METHODS AND APPARATUS FOR CONTROLLING A CACHE MEMORY

Patent #:	6751707	Issue Dt:	06/15/2004	Application #:	10187150	Filing Dt:	07/01/2002
Publication #:	US20030208661	Pub Dt:	11/06/2003
Title:	METHODS AND APPARATUS FOR CONTROLLING A CACHE MEMORY

Patent #:	6988187	Issue Dt:	01/17/2006	Application #:	10200790	Filing Dt:	07/22/2002
Publication #:	US20030182541	Pub Dt:	09/25/2003
Title:	Counting instructions to skip in superscaler processor

Patent #:	7162620	Issue Dt:	01/09/2007	Application #:	10202355	Filing Dt:	07/24/2002
Publication #:	US20030177343	Pub Dt:	09/18/2003
Title:	METHODS AND APPARATUS FOR MULTI-PROCESSING EXECUTION OF COMPUTER INSTRUCTIONS

Patent #:	7024519	Issue Dt:	04/04/2006	Application #:	10228347	Filing Dt:	08/26/2002
Publication #:	US20030208658	Pub Dt:	11/06/2003
Title:	METHODS AND APPARATUS FOR CONTROLLING HIERARCHICAL CACHE MEMORY

Patent #:	7269745	Issue Dt:	09/11/2007	Application #:	10245946	Filing Dt:	09/18/2002
Publication #:	US20030229800	Pub Dt:	12/11/2003
Title:	METHODS AND APPARATUS FOR COMPOSING AN IDENTIFICATION NUMBER

Patent #:	7107461	Issue Dt:	09/12/2006	Application #:	10246501	Filing Dt:	09/18/2002
Publication #:	US20030226026	Pub Dt:	12/04/2003
Title:	METHODS AND APPARATUS FOR CUSTOMIZING A REWRITABLE STORAGE MEDIUM

Patent #:	6661736	Issue Dt:	12/09/2003	Application #:	10278197	Filing Dt:	10/22/2002
Publication #:	US20030052343	Pub Dt:	03/20/2003
Title:	APPARATUS AND METHOD FOR DISTRIBUTING A CLOCK SIGNAL ON A LARGE SCALE INTEGRATED CIRCUIT

Assignor

Exec Dt:

03/05/2003

Assignee

1-1, AKASAKA 7-CHOME MINATO-KU

TOKYO, JAPAN 107-0052

Correspondence name and address
	LERNER, DAVID, LITTENBERG, KRUMHOLZ &
	MENTLIK, LLP
	GREGORY S. GEWIRTZ
	600 SOUTH AVENUE WEST
	WESTFIELD, NJ 07090

Search Results as of: 05/31/2024 04:53 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6