Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 020166/0235 | |
| Pages: | 3 |
| | Recorded: | 11/28/2007 | | |
| Attorney Dkt #: | ST LTD/ST PVT LTD |
| Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10072458
|
Filing Dt:
|
02/07/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
SYSTEM FOR RAPID CONFIGURATION OF A PROGRAMMABLE LOGIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
10072461
|
Filing Dt:
|
02/07/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
PROGRAMMABLE LOGIC DEVICE INCLUDING BI-DIRECTIONAL SHIFT REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10145390
|
Filing Dt:
|
05/14/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
|
Title:
|
CONCURRENT LOGIC OPERATIONS USING DECODER CIRCUITRY OF A LOOK-UP TABLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10172355
|
Filing Dt:
|
06/14/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
METHOD FOR SHARING CONFIGURATION DATA FOR HIGH LOGIC DENSITY ON CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10186314
|
Filing Dt:
|
06/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
SYSTEM FOR SIMPLIFYING THE PROGRAMMABLE MEMORY TO LOGIC INTERFACE IN FPGA
|
|
|
Assignee
|
|
|
|
|
| INSTITUTIONAL AREA, PLOT NO. 1 |
| KNOWLEDGE PARK III |
| GREATER NOIDA, UTTAR PRADESH, INDIA 201 308 |
|
|
Correspondence name and address
|
| |
ANGIE RODRIGUEZ
|
| |
1310 ELECTRONICS DRIVE
|
| |
MAIL STATION 2346
|
| |
CARROLLTON, TX 75006
|
Search Results as of:
09/25/2024 09:23 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
