|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10113017
|
Filing Dt:
|
03/28/2002
|
|
Title:
|
METHOD OF DETERMINING LOCATION OF GATE OXIDE BREAKDOWN OF MOSFET BY MEASURING CURRENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10113064
|
Filing Dt:
|
03/29/2002
|
|
Title:
|
METHOD AND SYSTEM FOR DEBUGGING THROUGH SUPERVISORY OPERATING CODES AND SELF MODIFYING CODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10113065
|
Filing Dt:
|
03/29/2002
|
|
Title:
|
SYSTEM AND METHOD FOR AUTOMATICALLY MATCHING COMPONENTS IN A DEBUGGING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10113309
|
Filing Dt:
|
03/29/2002
|
|
Title:
|
SMOOTH METAL SEMICONDUCTOR SURFACE AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10113580
|
Filing Dt:
|
03/28/2002
|
|
Title:
|
PROGRAMMABLE EVENT ENGINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
10113581
|
Filing Dt:
|
03/28/2002
|
|
Title:
|
EXTERNAL INTERFACE FOR EVENT ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
10117428
|
Filing Dt:
|
04/05/2002
|
|
Title:
|
METHOD OF PROVIDING HBM PROTECTION WITH A DECOUPLED HBM STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
10118363
|
Filing Dt:
|
04/08/2002
|
|
Title:
|
STACKED POLYSILICON LAYER FOR BORON PENETRATION INHIBITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10122737
|
Filing Dt:
|
04/15/2002
|
|
Title:
|
METAL ETCH PROCESS SELECTIVE TO METALLIC INSULATING MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10126193
|
Filing Dt:
|
04/19/2002
|
|
Title:
|
METHOD OF DETECTING AND DISTINGUISHING STACK GATE EDGE DEFECTS AT THE SOURCE OR DRAIN JUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
10126330
|
Filing Dt:
|
04/19/2002
|
|
Title:
|
PROGRAMMING WITH FLOATING SOURCE FOR LOW POWER, LOW LEAKAGE AND HIGH DENSITY FLASH MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10126814
|
Filing Dt:
|
04/19/2002
|
|
Title:
|
METHOD FOR REDUCING SHALLOW TRENCH ISOLATION EDGE THINNING ON THIN GATE OXIDES TO IMPROVE PERIPHERAL TRANSISTOR RELIABILITY AND PERFORMANCE FOR HIGH PERFORMANCE FLASH MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10126840
|
Filing Dt:
|
04/19/2002
|
|
Title:
|
METHOD FOR REDUCING SHALLOW TRENCH ISOLATION EDGE THINNING ON TUNNEL OXIDES USING PARTIAL NITRIDE STRIP AND SMALL BIRD'S BEAK FORMATION FOR HIGH PERFORMANCE FLASH MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10132857
|
Filing Dt:
|
04/25/2002
|
|
Title:
|
CIRCUIT, SYSTEM, AND METHOD FOR PROGRAMMABLY SETTING AN INPUT TO A PRIORITIZER OF A LATCH TO AVOID A NON-DESIRED OUTPUT STATE OF THE LATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10137497
|
Filing Dt:
|
05/01/2002
|
|
Title:
|
RECONFIGURABLE TESTING SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10142963
|
Filing Dt:
|
05/13/2002
|
|
Title:
|
METHOD OF FORMING NITRIDED OXIDE IN A HOT WALL SINGLE WAFER FURNACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10144676
|
Filing Dt:
|
05/13/2002
|
|
Title:
|
PROBE CARD WITH AN ADAPTER LAYER FOR TESTING INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
10146074
|
Filing Dt:
|
05/16/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
|
Title:
|
METHOD FOR ERROR DETECTION/CORRECTION OF MULTILEVEL CELL MEMORY AND MULTILEVEL CELL MEMORY HAVING ERROR DETECTION/CORRECTION FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10146524
|
Filing Dt:
|
05/15/2002
|
|
Title:
|
AMPLIFIER CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10147827
|
Filing Dt:
|
05/17/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
|
Title:
|
BALL GRID ARRAY ANTENNA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10147828
|
Filing Dt:
|
05/17/2002
|
|
Title:
|
RANDOM NUMBER GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10150179
|
Filing Dt:
|
05/16/2002
|
|
Title:
|
CASCADABLE BUS BASED CROSSBAR SWITCHING IN A PROGRAMMABLE LOGIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
10150556
|
Filing Dt:
|
05/17/2002
|
|
Title:
|
METHOD FOR FABRICATING SELF-ALIGNED GATE OF FLASH MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10151127
|
Filing Dt:
|
05/16/2002
|
|
Title:
|
METHODS OF FORMING SEMICONDUCTOR STRUCTURES, AND ARTICLES AND DEVICES FORMED THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10151669
|
Filing Dt:
|
05/20/2002
|
|
Title:
|
REDUCING TESTER CHANNELS FOR HIGH PINOUT INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10152590
|
Filing Dt:
|
05/21/2002
|
|
Title:
|
BOLTLESS CARRIER RING/CARRIER PLATE ATTACHMENT ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10154089
|
Filing Dt:
|
05/23/2002
|
|
Title:
|
PROBE FOR TESTING INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10159323
|
Filing Dt:
|
05/31/2002
|
|
Title:
|
METHOD FOR INCREASING CORE GAIN IN FLASH MEMORY DEVICE USING STRAINED SILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10160442
|
Filing Dt:
|
05/31/2002
|
|
Title:
|
USB DEVICE COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10175139
|
Filing Dt:
|
06/19/2002
|
|
Title:
|
SELF ALIGNED METAL INTERCONNECTION AND METHOD OF MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
10176594
|
Filing Dt:
|
06/21/2002
|
|
Title:
|
USE OF HIGH-K DIELECTRIC MATERIAL FOR ONO AND TUNNEL OXIDE TO IMPROVE FLOATING GATE FLASH MEMORY COUPLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10176976
|
Filing Dt:
|
06/21/2002
|
|
Title:
|
SUBSTRATE CONFIGURABLE JTAG ID SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10177545
|
Filing Dt:
|
06/20/2002
|
|
Title:
|
METHOD FOR ISSUING VENDOR SPECIFIC REQUESTS FOR ACCESSING ASIC CONFIGURATION AND DESCRIPTOR MEMORY WHILE STILL USING A MASS STORAGE CLASS DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10177802
|
Filing Dt:
|
06/21/2002
|
|
Title:
|
DEVICE ENUMERATION CURRENT REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10177818
|
Filing Dt:
|
06/21/2002
|
|
Title:
|
ATA DEVICE ACCESS SYSTEM WITH SURROGATE REGISTERS CORRESPONDING TO ATA REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
10178106
|
Filing Dt:
|
06/24/2002
|
|
Title:
|
INNOVATIVE NARROW GATE FORMATION FOR FLOATING GATE FLASH TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
10179061
|
Filing Dt:
|
06/24/2002
|
|
Title:
|
NOVEL CAPPING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10180695
|
Filing Dt:
|
06/26/2002
|
|
Title:
|
MAGNETIC MEMORY CELL AND METHOD FOR ASSIGNING TUNABLE WRITING CURRENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10183141
|
Filing Dt:
|
06/25/2002
|
|
Title:
|
EARLY DETECTION AND GRANT, AN ARBITRATION SCHEME FOR SINGLE TRANSFERS ON AMBA ADVANCED HIGH-PERFORMANCE BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10184232
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
ASYMMETRIC DOT SHAPE FOR INCREASING SELECT-UNSELECT MARGIN IN MRAM DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10184419
|
Filing Dt:
|
06/27/2002
|
|
Title:
|
METHOD TO FACILITATE TESTING OF LASER FUSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10184697
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
BIPOLAR TRANSISTOR AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10185646
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
NITRIDE LAYER ON A GATE STACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
10186453
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
GATE STACK HAVING NITRIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10186465
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
CONFIGURABLE USB INTERFACE WITH VIRTUAL REGISTER ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10186910
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
ENABLING MULTIPLE ATA DEVICES USING A SINGLE BUS BRIDGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
10189651
|
Filing Dt:
|
07/03/2002
|
|
Title:
|
MEMORY DEVICE AND METHOD OF MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10190420
|
Filing Dt:
|
07/03/2002
|
|
Title:
|
TEST STRUCTURE FOR MEASURING EFFECT OF TRENCH ISOLATION ON OXIDE IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10190916
|
Filing Dt:
|
07/08/2002
|
|
Title:
|
CHARGE PUMP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10191546
|
Filing Dt:
|
07/10/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
|
Title:
|
METHOD OF 193 NM PHOTORESIST STABILIZATION BY THE USE OF ION IMPLANTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10196106
|
Filing Dt:
|
07/15/2002
|
|
Title:
|
METHOD AND APPARATUS FOR CONFIGURING AN INTERFACE CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10197152
|
Filing Dt:
|
07/15/2002
|
|
Title:
|
SYSTEM FOR RECONFIGURING A PERIPHERAL DEVICE USING CONFIGRUATION RESIDING ON THE PERIPHERAL DEVICE BY ELECTRONICALLY SIMULATING A PHYSICAL DISCONNECTION AND RECONNECTION TO A HOST DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10198418
|
Filing Dt:
|
07/17/2002
|
|
Title:
|
METHOD AND APPARATUS FOR INTERRUPT SIGNALING IN A COMMUNICATION NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10199793
|
Filing Dt:
|
07/19/2002
|
|
Title:
|
NONVOLATILE MEMORY CELL WITH A NITRIDATED OXIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10200518
|
Filing Dt:
|
07/22/2002
|
|
Title:
|
ADDRESS SEQUENCER WITHIN BIST (BUILT-IN-SELF-TEST) SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10200526
|
Filing Dt:
|
07/22/2002
|
|
Title:
|
DIAGNOSTIC MODE FOR TESTING FUNCTIONALITY OF BIST (BUILT-IN-SELF-TEST) BACK-END STATE MACHINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10207056
|
Filing Dt:
|
07/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY AND METHOD OF DRIVING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10209088
|
Filing Dt:
|
07/30/2002
|
|
Title:
|
ARRAY OF DICE FOR TESTING INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10211317
|
Filing Dt:
|
08/05/2002
|
|
Title:
|
NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10214149
|
Filing Dt:
|
08/08/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
CURRENT PULSE RECEIVING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
10217807
|
Filing Dt:
|
08/12/2002
|
|
Title:
|
METHOD OF PROTECTING A STACKED GATE STRUCTURE DURING FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10217965
|
Filing Dt:
|
08/12/2002
|
|
Title:
|
METHOD AND SYSTEM FOR DETECTING TUNNEL OXIDE ENCROACHMENT ON A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
10218504
|
Filing Dt:
|
08/13/2002
|
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING HYBRID CLOCK DISTRIBUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10224737
|
Filing Dt:
|
08/20/2002
|
|
Title:
|
METHOD OF DETERMINING THE ACTIVE REGION WIDTH BETWEEN SHALLOW TRENCH ISOLATION STRUCTURES USING A GATE CURRENT MEASUREMENT TECHNIQUE FOR FABRICATING A FLASH MEMORY SEMICONDUCTOR DEVICE AND DEVICE THEREBY FORMED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10225052
|
Filing Dt:
|
08/20/2002
|
|
Title:
|
METHOD OF FABRICATING A FLASH MEMORY SEMICONDUCTOR DEVICE BY DETERMINING THE ACTIVE REGION WIDTH BETWEEN SHALLOW TRENCH ISOLATION STRUCTURES USING AN OVERDRIVE CURRENT MEASUREMENT TECHNIQUE AND A DEVICE THEREBY FABRICATED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10228436
|
Filing Dt:
|
08/27/2002
|
|
Title:
|
BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10229432
|
Filing Dt:
|
08/27/2002
|
|
Title:
|
DEVICE, SYSTEM AND METHOD FOR AN INTEGRATED CIRCUIT ADAPTABLE FOR USE IN COMPUTING SYSTEMS OF DIFFERING MEMORY REQUIREMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10230184
|
Filing Dt:
|
08/27/2002
|
|
Title:
|
METHOD AND SYSTEM FOR SUPPLEMENTING CURRENT DURING ENUMERATION OF A USB DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10232487
|
Filing Dt:
|
08/30/2002
|
|
Title:
|
FLOATING GATE MEMORY DEVICE WITH HOMOGENEOUS OXYNITRIDE TUNNELING DIELECTRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10232586
|
Filing Dt:
|
08/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
|
Title:
|
BURIED-CHANNEL TRANSISTOR WITH REDUCED LEAKAGE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10233906
|
Filing Dt:
|
09/03/2002
|
|
Title:
|
FLASH MEMORY ARRAY WITH DUAL FUNCTION CONTROL LINES AND ASYMMETRICAL SOURCE AND DRAIN JUNCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10234680
|
Filing Dt:
|
09/04/2002
|
|
Title:
|
FIFO MEMORY SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10235160
|
Filing Dt:
|
09/05/2002
|
|
Title:
|
SYSTEM AND METHOD FOR FABRICATING OPENINGS IN A SEMICONDUCTOR TOPOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10237720
|
Filing Dt:
|
09/10/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
|
Title:
|
GAIN VARIABLE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10241040
|
Filing Dt:
|
09/11/2002
|
|
Title:
|
LOCALIZED FIELD-INDUCING LINE AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10243108
|
Filing Dt:
|
09/13/2002
|
|
Title:
|
MEMORY WORDLINE SPACER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10243433
|
Filing Dt:
|
09/12/2002
|
|
Title:
|
PATH GATE DRIVER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
10244129
|
Filing Dt:
|
09/13/2002
|
|
Title:
|
A VOID-FREE INTERLAYER DIELECTRIC (ILD0) FOR 0.18-MICRON FLASH MEMORY SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10244229
|
Filing Dt:
|
09/16/2002
|
|
Title:
|
HIGH DENSITY FLOATING GATE FLASH MEMORY AND FABRICATION PROCESSES THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10251091
|
Filing Dt:
|
09/20/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
LOT-OPTIMIZED WAFER LEVEL BURN-IN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10253960
|
Filing Dt:
|
09/24/2002
|
|
Title:
|
SIMULTANEOUSLY DRIVING A HARDWARE DEVICE AND A SOFTWARE MODEL DURING A TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10256502
|
Filing Dt:
|
09/26/2002
|
|
Title:
|
METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR DESIGNING AN INTEGRATED CIRCUIT USING SUBSTITUTION OF STANDARD CELLS WITH SUBSTITUTE CELLS HAVING DIFFERING ELECTRICAL CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
10256830
|
Filing Dt:
|
09/27/2002
|
|
Title:
|
SINGLE CYCLE REDUCED COMPLEXITY CPU
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10256831
|
Filing Dt:
|
09/27/2002
|
|
Title:
|
TEMPERATURE-CONTROLLED GAS MICROSCOPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10256964
|
Filing Dt:
|
09/27/2002
|
|
Title:
|
MICROSCOPE WITH OBJECTIVE LENS POSITION CONTROL APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
10260054
|
Filing Dt:
|
09/27/2002
|
|
Title:
|
SYSTEM, METHOD, AND APPARATUS FOR CONNECTING USB PERIPHERALS AT EXTENDED DISTANCES FROM A HOST COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10260061
|
Filing Dt:
|
09/27/2002
|
|
Title:
|
FLASH MEMORY HAVING IMPROVED CORE FIELD ISOLATION IN SELECT GATE REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10260081
|
Filing Dt:
|
09/27/2002
|
|
Title:
|
DEVICE AND METHOD FOR ADAPTING SPEED OF A USB DEVICE BASED ON AVAILABLE POWER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10260109
|
Filing Dt:
|
09/27/2002
|
|
Title:
|
APPARATUS AND METHOD FOR DYNAMICALLY PROVIDING HUB OR HOST OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
10260129
|
Filing Dt:
|
09/27/2002
|
|
Title:
|
METHOD AND SYSTEM USING SUBGRAPH ISOMORPHISM TO CONFIGURE HARDWARE RESOURCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10265001
|
Filing Dt:
|
10/04/2002
|
|
Title:
|
METHOD FOR REDUCING DRAIN INDUCED BARRIER LOWERING IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10269391
|
Filing Dt:
|
10/11/2002
|
|
Title:
|
MEMORY DEVICE PROVIDING ASYNCHRONOUS AND SYNCHRONOUS DATA TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
10274063
|
Filing Dt:
|
10/17/2002
|
|
Title:
|
BI-LAYER FLOATING GATE FOR IMPROVED WORK FUNCTION BETWEEN FLOATING GATE AND A HIGH-K DIELECTRIC LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10277541
|
Filing Dt:
|
10/22/2002
|
|
Title:
|
VERIFICATION OF INTEGRATED CIRCUIT DESIGNS USING BUFFER CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10282459
|
Filing Dt:
|
10/29/2002
|
|
Title:
|
BUFFER DRIVER CIRCUIT FOR PRODUCING A FAST, STABLE, AND ACCURATE REFERENCE VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10284769
|
Filing Dt:
|
10/31/2002
|
|
Title:
|
SYSTEM AND METHOD OF FORMING A PASSIVE LAYER BY A CMP PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10284866
|
Filing Dt:
|
10/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
|
Title:
|
NITROGEN OXIDATION TO REDUCE ENCROACHMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10284946
|
Filing Dt:
|
10/31/2002
|
|
Title:
|
MULTI-CELL ORGANIC MEMORY ELEMENT AND METHODS OF OPERATING AND FABRICATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10285909
|
Filing Dt:
|
10/31/2002
|
|
Title:
|
MEMORY DEVICE HAVING RESISTIVE ELEMENT COUPLED TO REFERENCE CELL FOR IMPROVED RELIABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10287363
|
Filing Dt:
|
11/04/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
|
Title:
|
CONTROL OF MEMORY ARRAYS UTILIZING ZENER DIODE-LIKE DEVICES
|
|
