skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:014007/0239   Pages: 76
Recorded: 04/29/2003
Conveyance: SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 432
Page 5 of 5
Pages: 1 2 3 4 5
1
Patent #:
Issue Dt:
05/10/2005
Application #:
09817330
Filing Dt:
03/26/2001
Publication #:
Pub Dt:
09/26/2002
Title:
METHOD OF MAKING A LEAD-FREE INTEGRATED CIRCUIT PACKAGE
2
Patent #:
Issue Dt:
10/22/2002
Application #:
09821988
Filing Dt:
04/02/2001
Publication #:
Pub Dt:
10/03/2002
Title:
POWER SUPPLY CIRCUIT AND METHOD
3
Patent #:
Issue Dt:
11/05/2002
Application #:
09822741
Filing Dt:
04/02/2001
Publication #:
Pub Dt:
06/27/2002
Title:
METHOD AND APPARATUS FOR REDUCING AUDIBLE ACOUSTICAL NOISE IN A POWER SUPPLY TRANSFORMER BY SHAPING THE WAVEFORM OF A PRIMARY SIDE INDUCTOR CURRENT
4
Patent #:
Issue Dt:
02/04/2003
Application #:
09825759
Filing Dt:
04/05/2001
Publication #:
Pub Dt:
10/10/2002
Title:
METHOD AND CIRCUIT FOR OPTIMIZING EFFICIENCY IN A HIGH FREQUENCY SWITCHING DC-DC CONVERTER
5
Patent #:
NONE
Issue Dt:
Application #:
09825781
Filing Dt:
04/05/2001
Publication #:
Pub Dt:
10/17/2002
Title:
Multifunction control input for a boost voltage controller and method of using
6
Patent #:
Issue Dt:
10/08/2002
Application #:
09834132
Filing Dt:
04/13/2001
Publication #:
Pub Dt:
10/17/2002
Title:
POWER SUPPLY CIRCUIT AND METHOD OF SOFT SWITCHING
7
Patent #:
NONE
Issue Dt:
Application #:
09835048
Filing Dt:
04/16/2001
Publication #:
Pub Dt:
06/27/2002
Title:
Apparatus and method for controlling the power output of a power supply using comparators
8
Patent #:
Issue Dt:
10/29/2002
Application #:
09842962
Filing Dt:
04/27/2001
Publication #:
Pub Dt:
10/31/2002
Title:
VERY LOW QUIESCENT CURRENT REGULATOR AND METHOD OF USING
9
Patent #:
Issue Dt:
09/28/2004
Application #:
09845114
Filing Dt:
04/30/2001
Publication #:
Pub Dt:
10/31/2002
Title:
SMART CARD READER CIRCUIT AND METHOD OF MONITORING
10
Patent #:
Issue Dt:
07/30/2002
Application #:
09848197
Filing Dt:
05/04/2001
Title:
REDUCED DROP OUT DRIVER AND METHOD OF USING
11
Patent #:
Issue Dt:
10/29/2002
Application #:
09848198
Filing Dt:
05/04/2001
Publication #:
Pub Dt:
11/07/2002
Title:
REDUCED NOISE BAND GAP REFERENCE WITH CURRENT FEEDBACK AND METHOD OF USING
12
Patent #:
Issue Dt:
10/14/2003
Application #:
09849720
Filing Dt:
05/04/2001
Publication #:
Pub Dt:
11/07/2002
Title:
LOW VOLTAGE TRANSIENT VOLTAGE SUPPRESSOR AND METHOD OF MAKING
13
Patent #:
Issue Dt:
12/10/2002
Application #:
09849898
Filing Dt:
05/07/2001
Publication #:
Pub Dt:
11/07/2002
Title:
MERGED SEMICONDUCTOR DEVICE AND METHOD
14
Patent #:
Issue Dt:
02/11/2003
Application #:
09854866
Filing Dt:
05/14/2001
Publication #:
Pub Dt:
11/14/2002
Title:
CIRCUIT AND METHOD FOR REDUCING LEAKAGE CURRENT WITHIN AN ELECTRONIC SYSTEM
15
Patent #:
Issue Dt:
05/07/2002
Application #:
09855202
Filing Dt:
02/12/2001
Title:
SWITCHED MODE POWER SUPPLY WITH PROGRAMMABLE SKIPPING MODE
16
Patent #:
NONE
Issue Dt:
Application #:
09872806
Filing Dt:
06/04/2001
Publication #:
Pub Dt:
12/05/2002
Title:
Smart card reader circuit and insertion detection method
17
Patent #:
Issue Dt:
08/10/2004
Application #:
09917731
Filing Dt:
07/31/2001
Publication #:
Pub Dt:
02/06/2003
Title:
METHOD FOR MANUFACTURING A HIGH VOLTAGE MOSFET SEMICONDUCTOR DEVICE WITH ENHANCED CHARGE CONTROLLABILITY
18
Patent #:
Issue Dt:
12/10/2002
Application #:
09920655
Filing Dt:
08/03/2001
Title:
METHOD FOR MANUFACTURING A HIGH VOLTAGE MOSFET DEVICE WITH REDUCED ON-RESISTANCE
19
Patent #:
Issue Dt:
04/29/2003
Application #:
09939552
Filing Dt:
08/27/2001
Publication #:
Pub Dt:
02/27/2003
Title:
NMOSFET WITH NEGATIVE VOLTAGE CAPABILITY FORMED IN P-TYPE SUBSTRATE AND METHOD OF MAKING THE SAME
20
Patent #:
NONE
Issue Dt:
Application #:
09940448
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
03/06/2003
Title:
Pad grid array leadless package and method of use
21
Patent #:
Issue Dt:
01/07/2003
Application #:
09942053
Filing Dt:
08/29/2001
Title:
LOW VOLTAGE METAL OXIDE SEMICONDUCTOR THRESHOLD REFERENCED VOLTAGE REGULATOR AND METHOD OF USING
22
Patent #:
Issue Dt:
12/16/2003
Application #:
09945683
Filing Dt:
09/05/2001
Publication #:
Pub Dt:
03/06/2003
Title:
HETEROJUNCTION SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING
23
Patent #:
Issue Dt:
09/16/2003
Application #:
09964727
Filing Dt:
09/28/2001
Publication #:
Pub Dt:
04/03/2003
Title:
SEMICONDUCTOR DEVICE HAVING REGIONS OF LOW SUBSTRATE CAPACITANCE
24
Patent #:
Issue Dt:
12/24/2002
Application #:
09977935
Filing Dt:
10/17/2001
Title:
SEMICONDUCTOR DEVICE AND METHOD OF INTEGRATING TRENCH STRUCTURES
25
Patent #:
NONE
Issue Dt:
Application #:
09982392
Filing Dt:
10/18/2001
Publication #:
Pub Dt:
04/24/2003
Title:
Semiconductor device and a method of masking
26
Patent #:
NONE
Issue Dt:
Application #:
10072145
Filing Dt:
02/07/2002
Publication #:
Pub Dt:
08/07/2003
Title:
Semiconductor device and method of providing regions of low substrate capacitance
27
Patent #:
Issue Dt:
08/23/2005
Application #:
10078516
Filing Dt:
02/21/2002
Publication #:
Pub Dt:
08/21/2003
Title:
CMOS CURRENT MODE RF DETECTOR AND METHOD
28
Patent #:
Issue Dt:
06/29/2004
Application #:
10087712
Filing Dt:
03/01/2002
Publication #:
Pub Dt:
07/03/2003
Title:
LOW VOLTAGE AMPLIFYING CIRCUIT
29
Patent #:
Issue Dt:
12/09/2003
Application #:
10102505
Filing Dt:
03/20/2002
Publication #:
Pub Dt:
10/09/2003
Title:
SEMICONDUCTOR DEVICE AND METHOD OF PROVIDING REGIONS OF LOW SUBSTRATE CAPACITANCE
30
Patent #:
Issue Dt:
08/24/2004
Application #:
10102506
Filing Dt:
03/20/2002
Publication #:
Pub Dt:
09/25/2003
Title:
UP-DOWN VOLTAGE CONVERTER CIRCUIT AND METHOD OF OPERATING SYNCHRONOUSLY AND NON-SYNCHRONOUSLY
31
Patent #:
Issue Dt:
10/14/2003
Application #:
10117209
Filing Dt:
04/08/2002
Publication #:
Pub Dt:
10/09/2003
Title:
METHOD OF FORMING A SWITCHING DEVICE AND STRUCTURE THEREFOR
32
Patent #:
Issue Dt:
Application #:
UNAVAILABLE
Filing Dt:
Title:
Assignor
1
Exec Dt:
03/03/2003
Assignee
1
270 PARK AVENUE
NEW YORK, NEW YORK 10017
Correspondence name and address
FEDERAL RESEARCH CORP.
PENELOPE AGODOA
1030 15TH STREET, NW, SUITE 920
WASHINGTON, DC 20005

Search Results as of: 05/24/2024 01:55 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT