skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:049629/0240   Pages: 3
Recorded: 06/28/2019
Attorney Dkt #:TW0036
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 20
1
Patent #:
7205189
Issue Dt:
04/17/2007
Application #:
10710672
Filing Dt:
07/28/2004
Publication #:
US20050227434
Pub Dt:
10/13/2005
Title:
METHOD OF MANUFACTURING A DUAL BIT FLASH MEMORY
2
Patent #:
7575941
Issue Dt:
08/18/2009
Application #:
10710732
Filing Dt:
07/30/2004
Publication #:
US20050227402
Pub Dt:
10/13/2005
Title:
METHOD OF MANUFACTURING PHOTODIODE
3
Patent #:
6867099
Issue Dt:
03/15/2005
Application #:
10710784
Filing Dt:
08/03/2004
Publication #:
US20040259310
Pub Dt:
12/23/2004
Title:
[SPLIT-GATE FLASH MEMORY STRUCTURE AND METHOD OF MANUFACTURE]
4
Patent #:
6914732
Issue Dt:
07/05/2005
Application #:
10710853
Filing Dt:
08/08/2004
Title:
SUPPORT STAND
5
Patent #:
7412090
Issue Dt:
08/12/2008
Application #:
10711310
Filing Dt:
09/09/2004
Publication #:
US20060050950
Pub Dt:
03/09/2006
Title:
METHOD OF MANAGING WAFER DEFECTS
6
Patent #:
7060560
Issue Dt:
06/13/2006
Application #:
10711511
Filing Dt:
09/23/2004
Publication #:
US20050233523
Pub Dt:
10/20/2005
Title:
METHOD OF MANUFACTURING NON-VOLATILE MEMORY CELL
7
Patent #:
7192832
Issue Dt:
03/20/2007
Application #:
10711535
Filing Dt:
09/24/2004
Publication #:
US20050042826
Pub Dt:
02/24/2005
Title:
FLASH MEMORY CELL AND FABRICATING METHOD THEREOF
8
Patent #:
7019582
Issue Dt:
03/28/2006
Application #:
10711624
Filing Dt:
09/29/2004
Publication #:
US20050029590
Pub Dt:
02/10/2005
Title:
SILICON-ON-INSULATOR DEVICE STRUCTURE
9
Patent #:
7221994
Issue Dt:
05/22/2007
Application #:
10904383
Filing Dt:
11/08/2004
Publication #:
US20050278161
Pub Dt:
12/15/2005
Title:
OPERATIONAL MODEL FOR SIMULATING MANUFACTURE FLOW AND SIMULATING METHOD THEREOF
10
Patent #:
7180128
Issue Dt:
02/20/2007
Application #:
10904478
Filing Dt:
11/12/2004
Publication #:
US20050253182
Pub Dt:
11/17/2005
Title:
NON-VOLATILE MEMORY, NON-VOLATILE MEMORY ARRAY AND MANUFACTURING METHOD THEREOF
11
Patent #:
7029973
Issue Dt:
04/18/2006
Application #:
10904514
Filing Dt:
11/15/2004
Publication #:
US20050090057
Pub Dt:
04/28/2005
Title:
METHOD OF FABRICATING A FLASH MEMORY CELL
12
Patent #:
7235839
Issue Dt:
06/26/2007
Application #:
10904749
Filing Dt:
11/25/2004
Publication #:
US20060024887
Pub Dt:
02/02/2006
Title:
FLASH MEMORY CELL AND FABRICATING METHOD THEREOF
13
Patent #:
7382451
Issue Dt:
06/03/2008
Application #:
10904873
Filing Dt:
12/01/2004
Publication #:
US20050248756
Pub Dt:
11/10/2005
Title:
METHOD OF DEFECT INSPECTION
14
Patent #:
7109082
Issue Dt:
09/19/2006
Application #:
10905189
Filing Dt:
12/21/2004
Publication #:
US20060008981
Pub Dt:
01/12/2006
Title:
FLASH MEMORY CELL
15
Patent #:
7056787
Issue Dt:
06/06/2006
Application #:
10905610
Filing Dt:
01/12/2005
Publication #:
US20050233519
Pub Dt:
10/20/2005
Title:
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
16
Patent #:
7358134
Issue Dt:
04/15/2008
Application #:
10907781
Filing Dt:
04/15/2005
Publication #:
US20060234444
Pub Dt:
10/19/2006
Title:
SPLIT GATE FLASH MEMORY CELL AND MANUFACTURING METHOD THEREOF
17
Patent #:
7030015
Issue Dt:
04/18/2006
Application #:
10941939
Filing Dt:
09/16/2004
Publication #:
US20050053722
Pub Dt:
03/10/2005
Title:
METHOD FOR FORMING A TITANIUM NITRIDE LAYER
18
Patent #:
7125738
Issue Dt:
10/24/2006
Application #:
10963659
Filing Dt:
10/14/2004
Publication #:
US20060084194
Pub Dt:
04/20/2006
Title:
METHOD OF FABRICATING A PHOTOSENSITIVE STRUCTURE
19
Patent #:
7035704
Issue Dt:
04/25/2006
Application #:
10988527
Filing Dt:
11/16/2004
Publication #:
US20060004473
Pub Dt:
01/05/2006
Title:
CAPACITY MANAGEMENT SYSTEM AND METHOD
20
Patent #:
7259051
Issue Dt:
08/21/2007
Application #:
11050963
Filing Dt:
02/07/2005
Publication #:
US20060178011
Pub Dt:
08/10/2006
Title:
METHOD OF FORMING SI TIP BY SINGLE ETCHING PROCESS AND ITS APPLICATION FOR FORMING FLOATING GATE
Assignor
1
POWERCHIP SEMICONDUCTOR CORP.
Exec Dt:
08/09/2010
Assignee
1
POWERCHIP TECHNOLOGY CORPORATION
NO. 12, LI-HSIN ROAD 1, HSINCHU SCIENCE PARK,
HSINCHU, TAIWAN
Correspondence name and address
JCIPRNET
P.O. BOX 600 TAIPEI GUTING
TAIPEI CITY, 10099 TAIWAN

Search Results as of: 05/29/2024 11:03 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT