skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:015056/0247   Pages: 4
Recorded: 08/10/2004
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 4
1
Patent #:
Issue Dt:
04/17/2001
Application #:
09598805
Filing Dt:
06/21/2000
Title:
System and method for erasing non-volatile memory cells
2
Patent #:
Issue Dt:
06/19/2001
Application #:
09598826
Filing Dt:
06/21/2000
Title:
Circuit and method for equalizing erase rate of non-volatile memory cells
3
Patent #:
Issue Dt:
03/05/2002
Application #:
09840838
Filing Dt:
04/24/2001
Publication #:
Pub Dt:
08/23/2001
Title:
Method for operating non-volatile memory cells
4
Patent #:
Issue Dt:
11/19/2002
Application #:
09840840
Filing Dt:
04/24/2001
Publication #:
Pub Dt:
03/14/2002
Title:
METHOD FOR MANUFACTURING NON-VOLATILE MEMORY CELL ARRAY
Assignors
1
Exec Dt:
08/13/1999
2
Exec Dt:
08/12/1999
3
Exec Dt:
08/13/1999
Assignee
1
2518 MISSION COLLEGE BLVD
SANTA CLARA, CALIFORNIA 95054
Correspondence name and address
N. NICHOLAS GROSS
726 DUBOCE AVE.
SAN FRANCISCO, CA 94117

Search Results as of: 06/26/2024 05:49 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT