Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 046397/0248 | |
| Pages: | 3 |
| | Recorded: | 06/19/2018 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2019
|
Application #:
|
15996430
|
Filing Dt:
|
06/02/2018
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
Title:
|
Clock Distribution and Generation Architecture for Logic Tiles of an Integrated Circuit and Method of Operating Same
|
|
Assignee
|
|
|
2465 LATHAM STREET, SUITE 100 |
MOUNTAIN VIEW, CALIFORNIA 94040 |
|
Correspondence name and address
|
|
NEIL A. STEINBERG
|
|
5335 WISCONSIN AVE., NW
|
|
SUITE 440
|
|
WASHINGTON, D.C. 20015
|
Search Results as of:
09/24/2024 05:37 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|