Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 017042/0249 | |
| Pages: | 3 |
| | Recorded: | 09/27/2005 | | |
| Attorney Dkt #: | 008249/MTCG/EPIC/JW |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11235964
|
Filing Dt:
|
09/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
|
Title:
|
Integrated circuit layout methods
|
|
|
Assignee
|
|
|
|
|
| LEGAL AFFAIRS DEPARTMENT - M/S 2061 |
| P.O. BOX 450A |
| SANTA CLARA, CALIFORNIA 95052 |
|
|
Correspondence name and address
|
| |
PATENT COUNSEL
|
| |
APPLIED MATERIALS, INC.
|
| |
LEGAL AFFAIRS DEPARTMENT - M/S 2061
|
| |
P.O. BOX 450A
|
| |
SANTA CLARA, CA 95052
|
Search Results as of:
06/20/2024 06:09 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
