USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	025423/0255			Pages:	13
		Recorded:	11/25/2010
Attorney Dkt #:	SAMSUNG SETTLEMENT
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 19

Patent #:	6434052	Issue Dt:	08/13/2002	Application #:	09222044	Filing Dt:	05/03/1999
Title:	NONVOLATILE MEMORY DEVICES HAVING ALTERNATIVE PROGRAMMING

Patent #:	6268252	Issue Dt:	07/31/2001	Application #:	09442523	Filing Dt:	11/18/1999
Title:	METHODS OF FORMING SELF-ALIGNED CONTACT PADS ON ELECTRICALLY CONDUCTIVE LINES

Patent #:	6423639	Issue Dt:	07/23/2002	Application #:	09603202	Filing Dt:	06/26/2000
Title:	PLANARIZATION METHOD OF INSULATING LAYER FOR SEMICONDUCTOR DEVICE

Patent #:	6436611	Issue Dt:	08/20/2002	Application #:	09611799	Filing Dt:	07/07/2000
Title:	TRENCH ISOLATION METHOD FOR SEMICONDUCTOR INTEGRATED CIRCUIT

Patent #:	6448626	Issue Dt:	09/10/2002	Application #:	09672924	Filing Dt:	09/28/2000
Title:	SEMICONDUCTOR MEMORY DEVICE HAVING A PLURALITY OF LASER FUSES

Patent #:	6434042	Issue Dt:	08/13/2002	Application #:	09703393	Filing Dt:	10/31/2000
Title:	NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE CAPABLE OF REDUCING READ TIME

Patent #:	6391736	Issue Dt:	05/21/2002	Application #:	09704763	Filing Dt:	11/03/2000
Title:	METHOD FOR FABRICATING A CAPACITOR OF A SEMICONDUCTOR DEVICE AND A CAPACITOR MADE THEREBY

Patent #:	6483146	Issue Dt:	11/19/2002	Application #:	09735864	Filing Dt:	12/13/2000
Publication #:	US20010015454	Pub Dt:	08/23/2001
Title:	NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF

Patent #:	6489836	Issue Dt:	12/03/2002	Application #:	09742676	Filing Dt:	12/20/2000
Publication #:	US20010005161	Pub Dt:	06/28/2001
Title:	LEVEL-SHIFTING REFERENCE VOLTAGE SOURCE CIRCUITS AND METHODS

Patent #:	6466478	Issue Dt:	10/15/2002	Application #:	09847115	Filing Dt:	05/01/2001
Title:	NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE

Patent #:	6473325	Issue Dt:	10/29/2002	Application #:	09882209	Filing Dt:	06/15/2001
Publication #:	US20020057588	Pub Dt:	05/16/2002
Title:	BIT LINE SENSING CONTROL CIRCUIT FOR A SEMICONDUCTOR MEMORY DEVICE AND LAYOUT OF THE SAME

Patent #:	6479399	Issue Dt:	11/12/2002	Application #:	09885091	Filing Dt:	06/21/2001
Publication #:	US20020064936	Pub Dt:	05/30/2002
Title:	METHOD OF FORMING INTERLEVEL DIELECTRIC LAYER OF SEMICONDUCTOR DEVICE

Patent #:	6465310	Issue Dt:	10/15/2002	Application #:	09892125	Filing Dt:	06/26/2001
Publication #:	US20010034100	Pub Dt:	10/25/2001
Title:	METHODS OF FORMING SELF-ALIGNED CONTACT PADS ON ELECTRICALLY CONDUCTIVE LINES

Patent #:	6462994	Issue Dt:	10/08/2002	Application #:	09929930	Filing Dt:	08/15/2001
Publication #:	US20020044489	Pub Dt:	04/18/2002
Title:	SEMICONDUCTOR MEMORY DEVICE WITH REDUNDANCY LOGIC CELL AND REPAIR METHOD

Patent #:	6624496	Issue Dt:	09/23/2003	Application #:	10044991	Filing Dt:	01/15/2002
Publication #:	US20020090795	Pub Dt:	07/11/2002
Title:	METHOD OF FORMING T-SHAPED ISOLATION LAYER, METHOD OF FORMING ELEVATED SALICIDE SOURCE/DRAIN REGION USING THE SAME, AND SEMICONDUCTOR DEVICE HAVING T-SHAPED ISOLATION LAYER

Patent #:	6828617	Issue Dt:	12/07/2004	Application #:	10142773	Filing Dt:	05/13/2002
Publication #:	US20020135004	Pub Dt:	09/26/2002
Title:	METHOD FOR FABRICATING A CAPACITOR OF A SEMICONDUCTOR DEVICE AND A CAPACITOR MADE THEREBY

Patent #:	6768674	Issue Dt:	07/27/2004	Application #:	10231602	Filing Dt:	08/29/2002
Publication #:	US20030021150	Pub Dt:	01/30/2003
Title:	NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE

Patent #:	6583008	Issue Dt:	06/24/2003	Application #:	10253133	Filing Dt:	09/24/2002
Publication #:	US20030022446	Pub Dt:	01/30/2003
Title:	NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF

Patent #:	7002844	Issue Dt:	02/21/2006	Application #:	10864173	Filing Dt:	06/08/2004
Publication #:	US20040233699	Pub Dt:	11/25/2004
Title:	METHOD OF REPAIRING A FAILED WORDLINE

Assignor

Exec Dt:

10/26/2010

Assignee

11 HINES ROAD

SUITE 203

OTTAWA, CANADA K2K 2X1

Correspondence name and address
	MOSAID TECHNOLOGIES INCORPORATED
	11 HINES ROAD
	SUITE 203
	OTTAWA, K2K 2X1 CANADA

Search Results as of: 06/26/2024 09:27 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6