|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11290321
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROGRAMMING/ERASING A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11290368
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD AND PROGRAM PRODUCT FOR PROTECTING INFORMATION IN EDA TOOL DESIGN VIEWS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11297103
|
Filing Dt:
|
12/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
METHOD OF MAKING EXPOSED PAD BALL GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11297191
|
Filing Dt:
|
12/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
CIRCUIT AND METHOD FOR PEAK DETECTION OF AN ANALOG SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11297884
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
OSCILLATOR CIRCUIT WITH HIGH PASS FILTER AND LOW PASDS FILTER IN OUTPUT STAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11298148
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
METHOD OF FORMING SEMICONDUCTOR DEVICE HAVING NANOTUBE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
11300075
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
SURGE CURRENT PREVENTION CIRCUIT AND DC POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11300076
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
OVERCURRENT PROTECTION CIRCUIT AND DC POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11300077
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
BACK-GATED SEMICONDUCTOR DEVICE WITH A STORAGE LAYER AND METHODS FOR FORMING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11300091
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING STRESSORS AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11300710
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
ESD PROTECTION FOR PASSIVE INTEGRATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11302007
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
ELECTRONIC APPARATUS INTERCONNECT ROUTING AND INTERCONNECT ROUTING METHOD FOR MINIMIZING PARASITIC RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11302769
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING DUMMY FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11302770
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SOI ACTIVE LAYER WITH DIFFERENT SURFACE ORIENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11302937
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
FLOATING GATE NON-VOLATILE MEMORY AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11303234
|
Filing Dt:
|
12/16/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
METHOD FOR DETERMINING TEMPERATURE PROFILE IN SEMICONDUCTOR MANUFACTURING TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11304196
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SUPERJUNCTION POWER MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11311587
|
Filing Dt:
|
12/16/2005
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
TRANSISTOR WITH IMMERSED CONTACTS AND METHODS OF FORMING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11314203
|
Filing Dt:
|
12/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
QUIET POWER UP AND POWER DOWN OF A DIGITAL AUDIO AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11314220
|
Filing Dt:
|
12/21/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
VOLATILE CORROSION INHIBITOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11315733
|
Filing Dt:
|
12/22/2005
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
VOICE SIGNAL PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11323294
|
Filing Dt:
|
12/30/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
FREQUENCY MODULATED OUTPUT CLOCK FROM A DIGITAL PHASE LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11324425
|
Filing Dt:
|
01/03/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
ELECTRICAL SENSOR FOR REAL-TIME FEEDBACK CONTROL OF PLASMA NITRIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11324510
|
Filing Dt:
|
01/03/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD OF FORMING DEVICE HAVING A RAISED EXTENSION REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11324830
|
Filing Dt:
|
01/03/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
FLOWMETER AND METHOD FOR THE MAKING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11325066
|
Filing Dt:
|
01/04/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR FAST MOTION ESTIMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11326524
|
Filing Dt:
|
01/04/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
THIN-FILM CAPACITOR WITH A FIELD MODIFICATION LAYER AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11327686
|
Filing Dt:
|
01/06/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
ELECTRONIC DEVICE AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11328594
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A FIN-TYPE TRANSISTOR STRUCTURE AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11328645
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
METHODS OF TESTING ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11328668
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
PROCESS FOR FORMING AN ELECTRONIC DEVICE INCLUDING A FIN-TYPE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11328693
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
DUAL PLASMA TREATMENT BARRIER FILM TO REDUCE LOW-K DAMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11328779
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT USING FINFETS AND HAVING A STATIC RANDOM ACCESS MEMORY (SRAM)
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11329752
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
AMPLIFIER WITH IMPROVED NOISE PERFORMANCE AND EXTENDED GAIN CONTROL RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11331763
|
Filing Dt:
|
01/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
ALD GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11331786
|
Filing Dt:
|
01/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
METHOD FOR REMOVING METAL FOOT DURING HIGH-K DIELECTRIC/METAL GATE ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11331958
|
Filing Dt:
|
01/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
METHOD TO CONTROL THE GATE SIDEWALL PROFILE BY GRADED MATERIAL COMPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11333844
|
Filing Dt:
|
01/18/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
CHARGE-FREE LAYER BY LAYER ETCHING OF DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11336368
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHOD OF PACKAGING A SEMICONDUCTOR DIE AND PACKAGE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11337036
|
Filing Dt:
|
01/19/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
DUAL METAL SILICIDE SCHEME USING A DUAL SPACER PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11337355
|
Filing Dt:
|
01/23/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A STATIC-RANDOM-ACCESS MEMORY CELL AND A PROCESS OF FORMING THE ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11337775
|
Filing Dt:
|
01/23/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
ELECTRONIC DEVICE AND METHOD FOR OPERATING A MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
11337783
|
Filing Dt:
|
01/23/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
MEMORY AND METHOD FOR SENSING DATA IN A MEMORY USING COMPLEMENTARY SENSING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11338252
|
Filing Dt:
|
01/24/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROL LOGIC CODE REORDERING BASED ON STOCHASTIC EXECUTION TIME INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11339101
|
Filing Dt:
|
01/25/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHOD FOR PRODUCING TWO GATES CONTROLLING THE SAME CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11339132
|
Filing Dt:
|
01/25/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
SEMICONDUCTOR INTERCONNECT HAVING ADJACENT RESERVOIR FOR BONDING AND METHOD FOR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11339133
|
Filing Dt:
|
01/25/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE WITH DECREASED UNDERCUTTING OF SEMICONDUCTOR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11339953
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
SPACER T-GATE STRUCTURE FOR COSI2 EXTENDIBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11340049
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
EPI T-GATE STRUCTURE FOR COSI2 EXTENDIBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11341302
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD FOR FORMING MULTI-LAYER BUMPS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11341303
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD OF PACKAGING SEMICONDUCTOR DIE WITHOUT LEAD FRAME OR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11341809
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD FOR MULTIPLE STEP PROGRAMMING A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11341813
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
MEMORY CELL USING A DIELECTRIC HAVING NON-UNIFORM THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11341973
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
DOUBLE-GATED NON-VOLATILE MEMORY AND METHODS FOR FORMING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11342025
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A TRANSISTOR HAVING A COUNTER-DOPED CHANNEL REGION AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11342102
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR ISOLATION TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11342155
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
SPLIT GATE MEMORY CELL IN A FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11342747
|
Filing Dt:
|
01/30/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING THE POWER CONSUMPTION OF CLOCK SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11343454
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
DISTRIBUTED RESOURCE ACCESS PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11343623
|
Filing Dt:
|
01/30/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
MOS DEVICE WITH MULTI-LAYER GATE STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11343624
|
Filing Dt:
|
01/30/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
MOS DEVICE WITH NANO-CRYSTAL GATE STRUCTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11343781
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
Detecting reflections in a communication channel
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11344511
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
TEMPERATURE COMPENSATION DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11347461
|
Filing Dt:
|
02/03/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
GROUND SHIELDS FOR SEMICONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11348021
|
Filing Dt:
|
02/06/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
RECESSED POLY EXTENSION T-GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11349595
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
METHOD OF FORMING A CMOS DEVICE WITH STRESSOR SOURCE/DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11349608
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
EDGE SEAL FOR IMPROVING INTEGRATED CIRCUIT NOISE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11349874
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
ADAPTIVE VARIABLE LENGTH PULSE SYNCHRONIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11349875
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR-ON-INSULATOR (SOI) BODY-CONTACTED DEVICE WITH A PORTION OF DRAIN REGION REMOVED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
11350305
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
TRANSISTOR WITH REDUCED GATE-TO-SOURCE CAPACITANCE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11351518
|
Filing Dt:
|
02/10/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
METHOD TO SELECTIVELY FORM REGIONS HAVING DIFFERING PROPERTIES AND STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11354472
|
Filing Dt:
|
02/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR A HIGH-FREQUENCY OUTPUT MATCH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11355681
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11355682
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
FUSE CIRCUIT AND ELECTRONIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11355822
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
METHOD FOR MAKING AN INTEGRATED CIRCUIT HAVING AN EMBEDDED NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11356229
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
EMBEDDED SUBSTRATE INTERCONNECT FOR UNDERSIDE CONTACT TO SOURCE AND DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11359329
|
Filing Dt:
|
02/21/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
ERROR CORRECTION DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11360285
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
NOISE ISOLATION BETWEEN CIRCUIT BLOCKS IN AN INTEGRATED CIRCUIT CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11360336
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
CAP LAYER FOR AN ALUMINUM COPPER BOND PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11360724
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
ELECTRONIC DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11360897
|
Filing Dt:
|
02/22/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD FOR IMPROVING SELF-ALIGNED SILICIDE EXTENDIBILITY WITH SPACER RECESS USING AN AGGREGATED SPACER RECESS ETCH (ASRE) INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11360925
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR INDICATING DIRECTIONALITY IN INTEGRATED CIRCUIT MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11361171
|
Filing Dt:
|
02/24/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
SEMICONDUCTOR PROCESS INTEGRATING SOURCE/DRAIN STRESSORS AND INTERLEVEL DIELECTRIC LAYER STRESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11361624
|
Filing Dt:
|
02/24/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR A STEPPED-DRIFT MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11361625
|
Filing Dt:
|
02/24/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
LOW VOLTAGE OUTPUT BUFFER AND METHOD FOR BUFFERING DIGITAL OUTPUT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11361948
|
Filing Dt:
|
02/24/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
FLEXIBLE MACROBLOCK ORDERING WITH REDUCED DATA TRAFFIC AND POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11362694
|
Filing Dt:
|
02/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
BIT LINE PRECHARGE IN EMBEDDED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11363791
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
PIEZOELECTRIC MEMS SWITCHES AND METHODS OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11363901
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
STRUCTURE AND METHOD FOR RESURF LDMOSFET WITH A CURRENT DIVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11364047
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
MULTI-ROW LEAD FRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11364104
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH FUNCTIONAL STATE CONFIGURABLE MEMORY AND METHOD OF CONFIGURING FUNCTIONAL STATES OF THE INTEGRATED CIRCUIT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11364128
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD FOR FORMING A DEPOSITED OXIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11364129
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
NON-VOLATILE MEMORY HAVING A MULTIPLE BLOCK ERASE MODE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11364792
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD OF TESTING FOR POWER AND GROUND CONTINUITY OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11364985
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD FOR SEPARATELY OPTIMIZING SPACER WIDTH FOR TWO TRANSISTOR GROUPS USING A RECESS SPACER ETCH (RSE) INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11365059
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD FOR SEPARATELY OPTIMIZING SPACER WIDTH FOR TWO OR MORE TRANSISTOR CLASSES USING A RECESS SPACER INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11365119
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
CAPACITOR ATTACHMENT METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11366279
|
Filing Dt:
|
03/02/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METAL GATE WITH ZIRCONIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11366286
|
Filing Dt:
|
03/02/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR ADJUSTING AN OPERATING PARAMETER OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11366928
|
Filing Dt:
|
03/01/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR THERMAL ISOLATION IN VERTICALLY-INTEGRATED SEMICONDUCTOR DEVICES
|
|