Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 017990/0266 | |
| Pages: | 3 |
| | Recorded: | 07/25/2006 | | |
Attorney Dkt #: | 102-0187US-C2 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11459684
|
Filing Dt:
|
07/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
PER-BIT SET-UP AND HOLD TIME ADJUSTMENT FOR DOUBLE-DATA RATE SYNCHRONOUS DRAM
|
|
Assignee
|
|
|
8000 S. FEDERAL WAY |
P.O. BOX 6 |
BOISE, IDAHO 83716 |
|
Correspondence name and address
|
|
TERRIL G. LEWIS
|
|
20333 SH 249 SUITE 600
|
|
HOUSTON, TX 77070
|
Search Results as of:
06/21/2024 09:18 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|