Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 059592/0270 | |
| Pages: | 7 |
| | Recorded: | 01/21/2022 | | |
| Attorney Dkt #: | 90955486 |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME AND ADDRESS PREVIOUSLY RECORDED ON REEL 057784 FRAME 0242. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2024
|
Application #:
|
17483329
|
Filing Dt:
|
09/23/2021
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2023
| | | | |
|
Title:
|
FPGA CHIP WITH PROTECTED JTAG INTERFACE
|
|
|
Assignee
|
|
|
|
|
| 1 DEPOT CLOSE, #11-01 |
| SINGAPORE, SINGAPORE 109841 |
|
|
Correspondence name and address
|
| |
SHUN YAO
|
| |
YAO LEGAL SERVICES, INC.
|
| |
2800 FIFTH STREET, SUITE 110
|
| |
DAVIS, CA 95618
|
Search Results as of:
09/25/2024 12:49 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
