Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 013207/0278 | |
| Pages: | 3 |
| | Recorded: | 08/19/2002 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10186314
|
Filing Dt:
|
06/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
SYSTEM FOR SIMPLIFYING THE PROGRAMMABLE MEMORY TO LOGIC INTERFACE IN FPGA
|
|
|
Assignee
|
|
|
|
|
| PLOT 2 & 3, SECTOR 16A |
| INSTITUTIONAL AREA |
| NOIDA-201 3001 UTTAR PRADESH, INDIA |
|
|
Correspondence name and address
|
| |
ALLEN, DYER, DOPPELT, ET AL.
|
| |
CHRISTOPHER F. REGAN, ESQ.
|
| |
255 S. ORANGE AVENUE
|
| |
P.O. BOX 3791
|
| |
ORLANDO, FL 32802
|
Search Results as of:
09/24/2024 07:38 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
