Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 023056/0279 | |
| Pages: | 4 |
| | Recorded: | 08/05/2009 | | |
| Attorney Dkt #: | 051876.G019 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
11
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09393184
|
Filing Dt:
|
09/10/1999
|
|
Title:
|
STACKED SEMICONDUCTOR PACKAGE AND FABRICATING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10724133
|
Filing Dt:
|
12/01/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
|
Title:
|
METHOD OF FORMING METAL LINE LAYER IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10857851
|
Filing Dt:
|
06/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10876419
|
Filing Dt:
|
06/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
|
Title:
|
MULTI-LEVEL VOLTAGE OUTPUT CONTROL CIRCUIT AND LOGIC GATE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
10876729
|
Filing Dt:
|
06/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
|
Title:
|
A TRANSISTOR IN A SEMICONDUCTOR SUBSTRATE HAVING HIGH-CONCENTRATION SOURCE AND DRAIN REGION FORMED AT THE BOTTOM OF A TRENCH ADJACENT TO THE GATE ELECTRODE.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10878314
|
Filing Dt:
|
06/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
|
Title:
|
METHOD FOR FORMING INDUCTOR IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10878360
|
Filing Dt:
|
06/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
|
Title:
|
METHOD FOR FORMING METAL WIRES IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10878361
|
Filing Dt:
|
06/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
METHOD FOR FORMING INDUCTOR IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10878478
|
Filing Dt:
|
06/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10878567
|
Filing Dt:
|
06/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
RADIO FREQUENCY INTEGRATED CIRCUIT, AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
10882536
|
Filing Dt:
|
06/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
TEST PATTERN FOR RELIABILITY MEASUREMENT OF COPPER INTERCONNECTION LINE HAVING MOISTURE WINDOW AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Assignee
|
|
|
|
|
| 1 HYANGJEONG-DONG, HEUNGDUK-GU, CHEONGJU-SI |
| CHUNGCHEONGBUK-DO, KOREA, REPUBLIC OF 361-725 |
|
|
Correspondence name and address
|
| |
BLAKELY , SOKOLOFF, TAYLOR & ZAFMAN LLP
|
| |
1279 OAKMEAD PARKWAY
|
| |
SUNNYVALE, CA 94085-4040
|
Search Results as of:
06/01/2024 05:19 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
