Total properties:
51
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
08519504
|
Filing Dt:
|
08/25/1995
|
Title:
|
REDUCED AREA SENSE AMPLIFIER ISOLATION LAYOUT IN A DYNAMIC RAM ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09093217
|
Filing Dt:
|
06/08/1998
|
Title:
|
SELECTIVE METHOD TO FORM ROUGHENED SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09118835
|
Filing Dt:
|
07/20/1998
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR INSPECTING WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09119355
|
Filing Dt:
|
07/20/1998
|
Title:
|
ALUMINUM-BERYLLIUM ALLOYS FOR AIR BRIDGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09126877
|
Filing Dt:
|
07/30/1998
|
Title:
|
A SEMICONDUCTOR CIRCUIT DESIGN METHOD FOR EMPLOYING SPACING CONSTRAINTS AND CIRCUITS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09138811
|
Filing Dt:
|
08/21/1998
|
Title:
|
GRADED LAYER FOR USE IN SEMICONDUCTOR CIRCUITS AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09141384
|
Filing Dt:
|
08/27/1998
|
Title:
|
SURFACE CLEANING APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09143283
|
Filing Dt:
|
08/28/1998
|
Title:
|
DEVICE AND METHOD FOR REPAIRING A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09146866
|
Filing Dt:
|
09/03/1998
|
Title:
|
DIFFUSION BARRIER LAYERS AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
09148032
|
Filing Dt:
|
09/03/1998
|
Title:
|
GAPPED-PLATE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09153053
|
Filing Dt:
|
09/15/1998
|
Title:
|
METHODS AND SOLUTIONS FOR CLEANING POLISHED ALUMINUM-CONTAINING LAYERS, METHODS FOR MAKING METALLIZATION STRUCTURES, AND THE STRUCTURES RESULTING FROM THESE METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
09225887
|
Filing Dt:
|
01/05/1999
|
Title:
|
CAPACITOR ELECTRODE FOR INTEGRATING HIGH K MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09229857
|
Filing Dt:
|
01/13/1999
|
Title:
|
GAPPED-PLATE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09339890
|
Filing Dt:
|
06/25/1999
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
METHOD OF FORMING DRAM TRENCH CAPACITOR WITH METAL LAYER OVER HEMISPHERICAL GRAIN POLYSILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09386537
|
Filing Dt:
|
08/30/1999
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09386833
|
Filing Dt:
|
08/31/1999
|
Title:
|
DOUBLE LAYER ELECTRODE AND BARRIER SYSTEM ON HEMISPHERICAL GRAIN SILICON FOR USE WITH HIGH DIELECTRIC CONSTANT MATERIALS AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09387429
|
Filing Dt:
|
09/02/1999
|
Title:
|
DEADHESION METHOD AND MECHANISM FOR WAFER PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09388570
|
Filing Dt:
|
09/02/1999
|
Title:
|
CHEMICAL TREATMENT OF SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09389680
|
Filing Dt:
|
09/02/1999
|
Title:
|
APPARATUS AND METHOD FOR INCREASING TEST FLEXIBILITY OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
09590795
|
Filing Dt:
|
06/08/2000
|
Title:
|
METHODS FOR FORMING AND INTEGRATED CIRCUIT STRUCTURES CONTAINING RUTHENIUM AND TUNGSTEN CONTAINING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09652837
|
Filing Dt:
|
08/31/2000
|
Title:
|
GAPPED-PLATE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09679806
|
Filing Dt:
|
10/04/2000
|
Title:
|
Surface cleaning apparatus
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09703360
|
Filing Dt:
|
10/31/2000
|
Title:
|
APPARATUS AND METHOD FOR INCREASING TEST FLEXIBILITY OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09729130
|
Filing Dt:
|
12/01/2000
|
Publication #:
|
|
Pub Dt:
|
05/31/2001
| | | | |
Title:
|
CAPACITOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09754924
|
Filing Dt:
|
01/03/2001
|
Publication #:
|
|
Pub Dt:
|
05/17/2001
| | | | |
Title:
|
CAPACITOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09782207
|
Filing Dt:
|
02/13/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
SEQUENTIAL PULSE DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09789335
|
Filing Dt:
|
02/20/2001
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
Title:
|
RHODIUM-RICH OXYGEN BARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
09816962
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
METHOD FOR FORMING RAISED STRUCTURES BY CONTROLLED SELECTIVE EPITAXIAL GROWTH OF FACET USING SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09823104
|
Filing Dt:
|
03/29/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
SEMICONDUCTOR CIRCUIT DESIGN METHODS, SEMICONDUCTOR PROCESSING METHODS AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09841973
|
Filing Dt:
|
04/25/2001
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
Title:
|
METHODS AND SOLUTIONS FOR CLEANING POLISHED ALUMINUM-CONTAINING LAYERS, METHODS FOR MAKING METALLIZATION STRUCTURES, AND THE STRUCTURES RESULTING FROM THESE METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09880536
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
CAPACITOR ELECTRODE FOR INTEGRATING HIGH K MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09887612
|
Filing Dt:
|
06/22/2001
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
Title:
|
GRADED LAYER FOR USE IN SEMICONDUCTOR CIRCUITS AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09892594
|
Filing Dt:
|
06/27/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
DOUBLE LAYER ELECTRODE AND BARRIER SYSTEM ON HEMISPHERICAL GRAIN SILICON FOR USE WITH HIGH DIELECTRIC CONSTANT MATERIALS AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
09905633
|
Filing Dt:
|
07/13/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
METAL LOCAL INTERCONNECT SELF-ALIGNED SOURCE FLASH CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09942181
|
Filing Dt:
|
08/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
DEADHESION METHOD AND MECHANISM FOR WAFER PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
10002906
|
Filing Dt:
|
10/29/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
METHODS FOR FORMING AND INTEGRATED CIRCUIT STRUCTURES CONTAINING RUTHENIUM AND TUNGSTEN CONTAINING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
10051768
|
Filing Dt:
|
01/18/2002
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
GRADED LAYER FOR USE IN SEMICONDUCTOR CIRCUITS AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10159892
|
Filing Dt:
|
05/30/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
DOUBLE LAYER ELECTRODE AND BARRIER SYSTEM ON HEMISPHERICAL GRAIN SILICON FOR USE WITH HIGH DIELECTRIC CONSTANT MATERIALS AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10229790
|
Filing Dt:
|
08/28/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
METHODS AND APPARATUS FOR DUTY CYCLE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10286715
|
Filing Dt:
|
11/01/2002
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
Title:
|
GAPPED-PLATE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10841785
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH IMPROVED PROGRAMMING PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10853851
|
Filing Dt:
|
05/25/2004
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
GAPPED-PLATE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10883619
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
DATA PATH HAVING GROUNDED PRECHARGE OPERATION AND TEST COMPRESSION CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10889203
|
Filing Dt:
|
07/12/2004
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
Title:
|
BARRIER-METAL-FREE COPPER DAMASCENE TECHNOLOGY USING ATOMIC HYDROGEN ENHANCED REFLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
11038602
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
GAPPED-PLATE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11367467
|
Filing Dt:
|
03/03/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
DATA PATH HAVING GROUNDED PRECHARGE OPERATION AND TEST COMPRESSION CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
11367922
|
Filing Dt:
|
03/03/2006
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH IMPROVED PROGRAMMING PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11496093
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
SEQUENTIAL PULSE DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11522600
|
Filing Dt:
|
09/18/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH IMPROVED PROGRAMMING PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12553691
|
Filing Dt:
|
09/03/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
BARRIER-METAL-FREE COPPER DAMASCENE TECHNOLOGY USING ATOMIC HYDROGEN ENHANCED REFLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
13407855
|
Filing Dt:
|
02/29/2012
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
A VERTICAL TRANSISTOR HAVING A VERTICAL GATE STRUCTURE HAVING A TOP OR UPPER SURFACE DEFINING A FACET FORMED BETWEEN A VERTICAL SOURCE AND A VERTICAL DRAIN.
|
|