Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 044824/0286 | |
| Pages: | 5 |
| | Recorded: | 02/02/2018 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
8
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09064474
|
Filing Dt:
|
04/22/1998
|
|
Title:
|
REAL TIME DEBUGGER INTERFACE FOR EMBEDDED SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
09639915
|
Filing Dt:
|
08/16/2000
|
|
Title:
|
INTEGRATED CIRCUIT THAT PROCESSES COMMUNICATION PACKETS WITH SCHEDULER CIRCUITRY THAT EXECUTES SCHEDULING ALGORITHMS BASED ON CACHED SCHEDULING PARAMETERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09639966
|
Filing Dt:
|
08/16/2000
|
|
Title:
|
INTEGRATED CIRCUIT THAT PROCESSES COMMUNICATION PACKETS WITH SCHEDULER CIRCUITRY HAVING MULTIPLE PRIORITY LEVELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
09640231
|
Filing Dt:
|
08/16/2000
|
|
Title:
|
INTEGRATED CIRCUIT THAT PROCESSES COMMUNICATION PACKETS WITH CO-PROCESSOR CIRCUITRY TO CORRELATE A PACKET STREAM WITH CONTEXT INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09640258
|
Filing Dt:
|
08/16/2000
|
|
Title:
|
INTEGRATED CIRCUIT THAT PROCESSES COMMUNICATION PACKETS WITH CO-PROCESSOR CIRCUITRY TO DETERMINE A PRIORITIZED PROCESSING ORDER FOR A CORE PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
09919216
|
Filing Dt:
|
07/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
|
Title:
|
ENHANCING PERFORMANCE BY PRE-FETCHING AND CACHING DATA DIRECTLY IN A COMMUNICATION PROCESSOR'S REGISTER SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
09919283
|
Filing Dt:
|
07/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
|
Title:
|
METHOD FOR AUTOMATIC RESOURCE RESERVATION AND COMMUNICATION THAT FACILITATES USING MULTIPLE PROCESSING EVENTS FOR A SINGLE PROCESSING TASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12122625
|
Filing Dt:
|
05/16/2008
|
|
Title:
|
INTEGRATED CIRCUIT THAT PROCESSES COMMUNICATION PACKETS WITH A BUFFER MANAGEMENT ENGINE HAVING A POINTER CACHE
|
|
|
Assignee
|
|
|
|
|
| 251 LITTLE FALLS DRIVE |
| WILMINGTON, DELAWARE 19808 |
|
|
Correspondence name and address
|
| |
INTELLECTUAL VENTURES MANAGEMENT- IP LEGAL
|
| |
3150 139TH AVENUE SE
|
| |
BUILDING 4, FLOOR 3
|
| |
BELLEVUE, WA 98005
|
Search Results as of:
09/24/2024 03:33 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
