skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:038213/0291   Pages: 11
Recorded: 03/22/2016
Attorney Dkt #:GP 16001
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 201
Page 1 of 3
Pages: 1 2 3
1
Patent #:
Issue Dt:
07/23/2002
Application #:
09183164
Filing Dt:
10/30/1998
Title:
FIBRE CHANNEL CONTROLLER HAVING BOTH INBOUND AND OUTBOUND CONTROL UNITS FOR SIMULTANEOUSLY PROCESSING BOTH MUTIPLE INBOUND AND OUTBOUND SEQUENCES
2
Patent #:
Issue Dt:
10/22/2002
Application #:
09183580
Filing Dt:
10/30/1998
Title:
FIBRE CHANNEL LOOP MAP INITIALIZATION PROTOCOL IMPLEMENTED IN HARDWARE
3
Patent #:
Issue Dt:
11/06/2001
Application #:
09183865
Filing Dt:
10/30/1998
Title:
METHOD FOR REASSEMBLING DATA FRAMES RECEIVED-OUT OF ORDER WITH RESPECT TO A DATA SEQUENCE USING EXPECTED FRAME INFORMATION AND BUFFER LIST CALCULATIONS
4
Patent #:
Issue Dt:
12/10/2002
Application #:
09183969
Filing Dt:
10/30/1998
Title:
COMMAND FORWARDING: A METHOD FOR OPTIMIZING I/O LATENCY AND THROUGHPUT IN FIBRE CHANNEL CLIENT/SERVER/TARGET MASS STORAGE ARCHITECTURES
5
Patent #:
Issue Dt:
10/08/2002
Application #:
09183970
Filing Dt:
10/30/1998
Title:
TRANSMISSION OF FCP RESPONSE IN THE SAME LOOP TENANCY AS THE FCP DATA WITH MINIMIZATION OF INTER-SEQUENCE GAP
6
Patent #:
Issue Dt:
11/05/2002
Application #:
09452618
Filing Dt:
12/01/1999
Title:
METHOD AND SYSTEM FOR NEGOTIATION OF THE HIGHEST COMMON LINK RATE AMONG NODES OF A FIBRE CHANNEL ARBITRATED LOOP
7
Patent #:
Issue Dt:
09/14/2004
Application #:
09474945
Filing Dt:
12/30/1999
Title:
FIBRE CHANNEL INTERFACE CONTROLLER THAT PERFORMS NON-BLOCKING OUTPUT AND INPUT OF FIBRE CHANNEL DATA FRAMES AND ACKNOWLEDGEMENT FRAMES TO AND FROM A FIBRE CHANNEL
8
Patent #:
Issue Dt:
06/10/2003
Application #:
09475907
Filing Dt:
12/30/1999
Title:
METHOD AND SYSTEM FOR EFFICIENT I/O OPERATION COMPLETION IN A FIBRE CHANNEL NODE
9
Patent #:
Issue Dt:
02/25/2003
Application #:
09475908
Filing Dt:
12/30/1999
Title:
METHOD AND SYSTEM FOR EFFICIENT I/O OPERATION COMPLETION IN A FIBRE CHANNEL NODE USING AN APPLICATION SPECIFIC INTEGRATION CIRCUIT AND DETERMINING I/O OPERATION COMPLETION STATUS WITHIN AN INTERFACE CONTROLLER
10
Patent #:
Issue Dt:
12/20/2005
Application #:
09494817
Filing Dt:
01/31/2000
Title:
METHOD AND SYSTEM INCREASING PERFORMANCE SUBSTITUTING FINITE STATE MACHINE CONTROL WITH HARDWARE-IMPLEMENTED DATA STRUCTURE MANIPULATION
11
Patent #:
Issue Dt:
07/19/2005
Application #:
09948455
Filing Dt:
09/07/2001
Title:
SPECULATIVE LOADING OF BUFERS WITHIN A PORT OF A NETWORK DEVICE
12
Patent #:
Issue Dt:
09/27/2005
Application #:
09948460
Filing Dt:
09/07/2001
Title:
METHODS AND SYSTEMS TO TRANSFER INFORMATION USING AN ALTERNATIVE ROUTING ASSOCIATED WITH A COMMUNICATION NETWORK
13
Patent #:
Issue Dt:
05/30/2006
Application #:
09948748
Filing Dt:
09/07/2001
Title:
MASK-BASED ROUND ROBIN ARBITRATION
14
Patent #:
Issue Dt:
06/12/2007
Application #:
09948875
Filing Dt:
09/07/2001
Title:
METHOD AND MANAGEMENT PORT FOR AN INDIRECT LOOP PROTOCOL ASSOCIATED WITH AN INTERCONNECT DEVICE
15
Patent #:
Issue Dt:
05/09/2006
Application #:
09948924
Filing Dt:
09/07/2001
Title:
METHOD AND SYSTEM FOR CONFIGURING AN INTERCONNECT DEVICE
16
Patent #:
Issue Dt:
06/26/2007
Application #:
09949367
Filing Dt:
09/07/2001
Title:
METHOD AND SYSTEM TO MANAGE RESOURCE REQUESTS UTILIZING LINK-LIST QUEUES WITHIN AN ARBITER ASSOCIATED WITH AN INTERCONNECT DEVICE
17
Patent #:
Issue Dt:
12/12/2006
Application #:
09977511
Filing Dt:
10/12/2001
Title:
METHOD AND SYSTEM TO ALLOCATE RESOURCES WITHIN AN INTERCONNECT DEVICE ACCORDING TO A RESOURCE ALLOCATION TABLE
18
Patent #:
Issue Dt:
07/26/2005
Application #:
09977515
Filing Dt:
10/12/2001
Title:
APPARATUS AND METHODOLOGY FOR AN INPUT PORT OF A SWITCH THAT SUPPORTS CUT-THROUGH OPERATION WITHIN THE SWITCH
19
Patent #:
Issue Dt:
01/04/2005
Application #:
09977529
Filing Dt:
10/12/2001
Title:
METHOD AND SYSTEM TO MAP A SERVICE LEVEL ASSOCIATED WITH A PACKET TO ONE OF A NUMBER OF DATA STREAMS AT AN INTERCONNECT DEVICE
20
Patent #:
Issue Dt:
07/18/2006
Application #:
10066019
Filing Dt:
01/30/2002
Publication #:
Pub Dt:
07/31/2003
Title:
EQUALIZATION FOR CROSSPOINT SWITCHES
21
Patent #:
Issue Dt:
03/21/2006
Application #:
10123553
Filing Dt:
04/15/2002
Title:
METHOD AND APPARATUS TO DETECT A TIMEOUT CONDITION FOR A DATA ITEM WITHIN A PROCESS
22
Patent #:
Issue Dt:
12/12/2006
Application #:
10160793
Filing Dt:
05/31/2002
Publication #:
Pub Dt:
12/04/2003
Title:
APPARATUS AND METHODS FOR INCREASING BANDWIDTH IN AN INFINIBAND SWITCH
23
Patent #:
Issue Dt:
04/24/2007
Application #:
10160938
Filing Dt:
05/31/2002
Publication #:
Pub Dt:
12/04/2003
Title:
APPARATUS AND METHODS FOR DYNAMIC REALLOCATION OF VIRTUAL LANE BUFFER SPACE IN AN INFINIBAND SWITCH
24
Patent #:
Issue Dt:
05/24/2005
Application #:
10161503
Filing Dt:
05/31/2002
Publication #:
Pub Dt:
12/04/2003
Title:
APPARATUS AND METHODS FOR COMBINATIONAL ERROR DETECTION IN AN INFINIBAND SWITCH
25
Patent #:
Issue Dt:
06/07/2005
Application #:
10261146
Filing Dt:
09/30/2002
Publication #:
Pub Dt:
04/01/2004
Title:
BUFFER MANAGEMENT ARCHITECTURE AND METHOD FOR AN INFINIBAND SUBNETWORK
26
Patent #:
Issue Dt:
02/27/2007
Application #:
10321233
Filing Dt:
12/17/2002
Publication #:
Pub Dt:
06/17/2004
Title:
SWITCH-MANAGEMENT AGENT TRAP SCHEME IN AN INFINIBAND-ARCHITECTURE SWITCH
27
Patent #:
Issue Dt:
08/26/2008
Application #:
10765945
Filing Dt:
01/29/2004
Title:
EGRESS SELECTION SWITCH ARCHITECTURE WITH POWER MANAGEMENT
28
Patent #:
Issue Dt:
11/13/2007
Application #:
11173167
Filing Dt:
07/01/2005
Publication #:
Pub Dt:
01/12/2006
Title:
METHOD AND SYSTEM FOR CONFIGURING AN INTERCONNECT DEVICE
29
Patent #:
Issue Dt:
01/03/2012
Application #:
11326508
Filing Dt:
01/06/2006
Title:
SERIAL ATTACHED SCSI BROADCAST PRIMITIVE PROCESSOR FILTERING FOR LOOP ARCHITECTURES
30
Patent #:
Issue Dt:
01/25/2011
Application #:
11339554
Filing Dt:
01/26/2006
Title:
DATA SUBSET SELECTION ALGORITHM FOR REDUCING DATA-PATTERN AUTOCORRELATIONS
31
Patent #:
Issue Dt:
02/14/2012
Application #:
11341574
Filing Dt:
01/30/2006
Title:
METHOD AND APPARATUS FOR BROADCAST PRIMITIVE FILTERING IN SAS
32
Patent #:
Issue Dt:
05/03/2011
Application #:
11380760
Filing Dt:
04/28/2006
Publication #:
Pub Dt:
09/21/2006
Title:
FEEDBACK PRIORITY MODULATION RATE CONTROLLER
33
Patent #:
Issue Dt:
06/07/2011
Application #:
11389025
Filing Dt:
03/27/2006
Title:
METHOD AND APPARATUS FOR FINDING SUBSET MAXIMA AND MINIMA IN SAS EXPANDERS AND RELATED DEVICES
34
Patent #:
Issue Dt:
09/01/2009
Application #:
11390182
Filing Dt:
03/28/2006
Title:
CONNECTION MANAGEMENT IN SERIAL ATTACHED SCSI (SAS) EXPANDERS
35
Patent #:
Issue Dt:
02/28/2012
Application #:
11470112
Filing Dt:
09/05/2006
Title:
APPARATUS FOR INTERCONNECTING HOSTS WITH STORAGE DEVICES
36
Patent #:
Issue Dt:
09/21/2010
Application #:
11669479
Filing Dt:
01/31/2007
Title:
APPARATUS AND METHOD FOR DETECTING EXTENDED ERROR BURSTS
37
Patent #:
Issue Dt:
12/28/2010
Application #:
11693939
Filing Dt:
03/30/2007
Title:
METHOD AND APPARATUS FOR EXTENDED ADDRESSING IN A FIBER CHANNEL ARBITRATED LOOP
38
Patent #:
Issue Dt:
05/10/2011
Application #:
11829403
Filing Dt:
07/27/2007
Title:
DELAY MEASUREMENTS AND CALIBRATION METHODS AND APPARATUS FOR DISTRIBUTED WIRELESS SYSTEMS
39
Patent #:
Issue Dt:
01/17/2012
Application #:
11961494
Filing Dt:
12/20/2007
Title:
GALOIS FIELD MULTIPLIER SYSTEM AND METHOD
40
Patent #:
Issue Dt:
06/07/2011
Application #:
12038433
Filing Dt:
02/27/2008
Title:
LOADED PARALLEL STUB COMMON MODE FILTER FOR DIFFERENTIAL LINES CARRYING HIGH RATE DIGITAL SIGNALS
41
Patent #:
Issue Dt:
10/12/2010
Application #:
12038503
Filing Dt:
02/27/2008
Title:
LOWPASS-BANDSTOP COMMON MODE FILTER FOR DIFFERENTIAL LINES CARRYING HIGH RATE DIGITAL SIGNALS
42
Patent #:
Issue Dt:
12/27/2011
Application #:
12175243
Filing Dt:
07/17/2008
Title:
EGRESS SELECTION SWITCH ARCHITECTURE WITH POWER MANAGEMENT
43
Patent #:
Issue Dt:
05/08/2012
Application #:
12203455
Filing Dt:
09/03/2008
Title:
DMA ADDRESS TRANSLATION SCHEME AND CACHE WITH MODIFIED SCATTER GATHER ELEMENT INCLUDING SG LIST AND DESCRIPTOR TABLES
44
Patent #:
Issue Dt:
12/20/2011
Application #:
12242225
Filing Dt:
09/30/2008
Title:
SEMICONDUCTOR DEVICE FOR ELECTROSTATIC DISCHARGE PROTECTION
45
Patent #:
Issue Dt:
01/25/2011
Application #:
12277194
Filing Dt:
11/24/2008
Title:
LOGICAL ADDRESS DIRECT MEMORY ACCESS WITH MULTIPLE CONCURRENT PHYSICAL PORTS AND INTERNAL SWITCHING
46
Patent #:
Issue Dt:
01/10/2012
Application #:
12507859
Filing Dt:
07/23/2009
Title:
CONNECTION MANAGEMENT IN SERIAL ATTACHED SCSI (SAS) EXPANDERS
47
Patent #:
Issue Dt:
09/04/2012
Application #:
12720487
Filing Dt:
03/09/2010
Title:
CYCLICALLY INTERLEAVED DUAL BCH, WITH SIMULTANEOUS DECODE AND PER-CODEWORD MAXIMUM LIKELIHOOD RECONCILIATION
48
Patent #:
Issue Dt:
09/24/2013
Application #:
12795363
Filing Dt:
06/07/2010
Title:
METHOD AND SYSTEM FOR TRANSPORTING CONSTANT BIT RATE CLIENTS ACROSS A PACKET INTERFACE
49
Patent #:
Issue Dt:
07/23/2013
Application #:
12939128
Filing Dt:
11/03/2010
Title:
SYSTEM AND METHOD FOR SCATTER GATHER CACHE PROCESSING
50
Patent #:
Issue Dt:
07/09/2013
Application #:
12973275
Filing Dt:
12/20/2010
Title:
METHOD AND APPARATUS FOR EXTENDED ADDRESSING IN A FIBER CHANNEL ARBITRATED LOOP
51
Patent #:
Issue Dt:
09/18/2012
Application #:
13012296
Filing Dt:
01/24/2011
Title:
LOGICAL ADDRESS DIRECT MEMORY ACCESS WITH MULTIPLE CONCURRENT PHYSICAL PORTS AND INTERNAL SWITCHING
52
Patent #:
Issue Dt:
02/16/2016
Application #:
13027777
Filing Dt:
02/15/2011
Title:
MANAGEMENT OF LINKED LISTS WITHIN A DYNAMIC QUEUE SYSTEM
53
Patent #:
Issue Dt:
10/15/2013
Application #:
13288437
Filing Dt:
11/03/2011
Title:
METHOD AND APPARATUS FOR QUEUE ORDERING IN A MULTI-ENGINE PROCESSING SYSTEM
54
Patent #:
Issue Dt:
06/24/2014
Application #:
13288599
Filing Dt:
11/03/2011
Title:
SYSTEM AND METHOD FOR MULTIENGINE OPERATION WITH SUPER DESCRIPTOR IN SAS/SATA CONTROLLER WHEREIN PORTION OF SUPER-DESCRIPTOR IS EXECUTED WITHOUT INTERVENTION OF INITIATOR
55
Patent #:
Issue Dt:
12/03/2013
Application #:
13288619
Filing Dt:
11/03/2011
Title:
METHOD AND APPARATUS FOR A MULTI-ENGINE DESCRIPTOR CONTROLLER FOR DISTRIBUTING DATA PROCESSING TASKS ACROSS THE ENGINES
56
Patent #:
Issue Dt:
02/09/2016
Application #:
13288637
Filing Dt:
11/03/2011
Title:
METHODS AND APPARATUS FOR SAS CONTROLLERS WITH LINK LIST BASED TARGET QUEUES
57
Patent #:
Issue Dt:
09/10/2013
Application #:
13309208
Filing Dt:
12/01/2011
Title:
RECONFIGURABLE SCAN CHAIN CONNECTIVITY TO ENABLE FLEXIBLE DEVICE I/O UTILIZATION
58
Patent #:
Issue Dt:
05/13/2014
Application #:
13347092
Filing Dt:
01/10/2012
Title:
COMPENSATION FACTOR REDUCTION IN AN UNROLLED DECISION FEEDBACK EQUALIZER
59
Patent #:
Issue Dt:
10/07/2014
Application #:
13369202
Filing Dt:
02/08/2012
Title:
SYSTEM AND METHOD FOR ALGORITHMIC TCAM PACKET CLASSIFICATION
60
Patent #:
Issue Dt:
04/15/2014
Application #:
13404754
Filing Dt:
02/24/2012
Title:
DECOUPLING AND PIPELINING OF MULTIPLEXER LOOP IN PARALLEL PROCESSING DECISION-FEEDBACK CIRCUITS
61
Patent #:
Issue Dt:
04/28/2015
Application #:
13414383
Filing Dt:
03/07/2012
Title:
SEARCH TABLE FOR DATA NETWORKING MATCHING
62
Patent #:
Issue Dt:
10/07/2014
Application #:
13466679
Filing Dt:
05/08/2012
Title:
CONTROL AND COORDINATION OF ODUFLEX BANDWIDTH RESIZING OPERATION
63
Patent #:
Issue Dt:
10/07/2014
Application #:
13479733
Filing Dt:
05/24/2012
Title:
MEASURING IMPAIRMENTS OF DIGITIZED SIGNALS IN DATA AND TIMING RECOVERY CIRCUITS
64
Patent #:
Issue Dt:
02/26/2013
Application #:
13483640
Filing Dt:
05/30/2012
Title:
CYCLICALLY INTERLEAVED DUAL BCH, WITH SIMULTANEOUS DECODE AND PER-CODEWORD MAXIMUM LIKELIHOOD RECONCILIATION
65
Patent #:
Issue Dt:
09/23/2014
Application #:
13535835
Filing Dt:
06/28/2012
Publication #:
Pub Dt:
01/02/2014
Title:
METHOD OF REDUCING CURRENT LEAKAGE IN A DEVICE AND A DEVICE THEREBY FORMED
66
Patent #:
Issue Dt:
03/11/2014
Application #:
13540962
Filing Dt:
07/03/2012
Title:
ACCELERATION OF PHASE AND FREQUENCY TRACKING FOR LOW-LATENCY TIMING RECOVERY
67
Patent #:
Issue Dt:
10/21/2014
Application #:
13585409
Filing Dt:
08/14/2012
Title:
TIMING AND DATA RECOVERY IN FEED-FORWARD EQUALIZATION
68
Patent #:
Issue Dt:
07/08/2014
Application #:
13624719
Filing Dt:
09/21/2012
Title:
INTERLEAVED DIGITAL TO ANALOG CONVERSION
69
Patent #:
Issue Dt:
09/30/2014
Application #:
13689532
Filing Dt:
11/29/2012
Title:
METHOD AND SYSTEM FOR CONTROLLING COUNT INFORMATION IN GENERIC MAPPING PROCEDURE
70
Patent #:
Issue Dt:
07/02/2013
Application #:
13716986
Filing Dt:
12/17/2012
Publication #:
Pub Dt:
04/25/2013
Title:
CYCLICALLY INTERLEAVED DUAL BCH, WITH SIMULTANEOUS DECODE AND PER-CODEWORD MAXIMUM LIKELIHOOD RECONCILIATION
71
Patent #:
Issue Dt:
04/28/2015
Application #:
13720048
Filing Dt:
12/19/2012
Title:
DISTRIBUTED ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT
72
Patent #:
Issue Dt:
03/24/2015
Application #:
13746219
Filing Dt:
01/21/2013
Title:
METHOD FOR ESTIMATING AND CORRECTING A CARRIER FREQUENCY OFFSET OVER DISPERSIVE BUT SPECTRALLY FLAT CHANNELS
73
Patent #:
Issue Dt:
12/30/2014
Application #:
13753255
Filing Dt:
01/29/2013
Title:
SAS/SATA STORE-AND-FORWARD BUFFERING FOR SERIAL-ATTACHED-SCSI (SAS) STORAGE NETWORK
74
Patent #:
Issue Dt:
07/15/2014
Application #:
13766855
Filing Dt:
02/14/2013
Title:
BACKGROUND CALIBRATION OF THRESHOLD ERRORS IN ANALOG TO DIGITAL CONVERTERS
75
Patent #:
Issue Dt:
08/19/2014
Application #:
13766948
Filing Dt:
02/14/2013
Title:
BACKGROUND CALIBRATION OF APERTURE CENTER ERRORS IN ANALOG TO DIGITAL CONVERTERS
76
Patent #:
Issue Dt:
12/30/2014
Application #:
13767092
Filing Dt:
02/14/2013
Title:
METHODS AND APPARATUS FOR SIGNAL EQUALIZATION IN DUAL POLARIZATION MULTIPLEXED OPTICAL COMMUNICATION SYSTEMS
77
Patent #:
Issue Dt:
10/13/2015
Application #:
13780733
Filing Dt:
02/28/2013
Title:
LINK SELECTION IN A BONDING PROTOCOL
78
Patent #:
Issue Dt:
10/21/2014
Application #:
13781100
Filing Dt:
02/28/2013
Title:
SYSTEM AND METHOD FOR REDUCING SPECTRAL POLLUTION IN A SIGNAL
79
Patent #:
Issue Dt:
02/02/2016
Application #:
13787351
Filing Dt:
03/06/2013
Title:
METHOD AND APPARATUS FOR DRIVING A LASER DIODE
80
Patent #:
Issue Dt:
11/22/2016
Application #:
13795742
Filing Dt:
03/12/2013
Title:
METHOD AND APPARATUS FOR CHANGING THE GAIN OF A RADIO FREQUENCY SIGNAL
81
Patent #:
Issue Dt:
04/28/2015
Application #:
13796431
Filing Dt:
03/12/2013
Title:
POWER SAVING FOR FIFO BUFFER WITHOUT PERFORMANCE DEGRADATION
82
Patent #:
Issue Dt:
01/20/2015
Application #:
13798970
Filing Dt:
03/13/2013
Title:
HIGH SPEED GAIN AND PHASE RECOVERY IN PRESENCE OF PHASE NOISE
83
Patent #:
Issue Dt:
04/08/2014
Application #:
13799175
Filing Dt:
03/13/2013
Title:
PHASE-LOCKED LOOP BASED CLOCK GENERATOR AND METHOD FOR OPERATING SAME
84
Patent #:
Issue Dt:
04/28/2015
Application #:
13803549
Filing Dt:
03/14/2013
Title:
METHOD AND APPARATUS FOR SAMPLING POINT OPTIMIZATION
85
Patent #:
Issue Dt:
10/20/2015
Application #:
13803919
Filing Dt:
03/14/2013
Title:
REED-SOLOMON DECODER
86
Patent #:
Issue Dt:
12/29/2015
Application #:
13826511
Filing Dt:
03/14/2013
Title:
PROGRAMMABLE PASSIVE PEAKING EQUALIZER
87
Patent #:
Issue Dt:
02/24/2015
Application #:
13827587
Filing Dt:
03/14/2013
Title:
MULTI-RATE CONTROL LOOP FOR A DIGITAL PHASE LOCKED LOOP
88
Patent #:
Issue Dt:
01/27/2015
Application #:
13829367
Filing Dt:
03/14/2013
Title:
LINK NEGOTIATION METHOD FOR ENABLING COMMUNICATION BETWEEN SERIAL ATTACHED SMALL COMPUTER INTERFACE (SAS) STORAGE DEVICES
89
Patent #:
Issue Dt:
04/12/2016
Application #:
13830231
Filing Dt:
03/14/2013
Title:
SYSTEM AND METHOD FOR NETWORK SWITCHING
90
Patent #:
Issue Dt:
11/04/2014
Application #:
13830841
Filing Dt:
03/14/2013
Title:
EQUALIZATION ADAPTATION USING TIMING DETECTOR
91
Patent #:
Issue Dt:
08/26/2014
Application #:
13833401
Filing Dt:
03/15/2013
Title:
METHOD AND APPARATUS TO CONTROL THE EFFECTIVE GAIN OF A STATISTICALLY CALIBRATED ANALOG TO DIGITAL CONVERTER
92
Patent #:
Issue Dt:
02/03/2015
Application #:
13834133
Filing Dt:
03/15/2013
Title:
METHOD AND APPARATUS FOR DIGITAL POST-DISTORTION COMPENSATION OF SIGNAL NON-LINEARITIES
93
Patent #:
Issue Dt:
05/05/2015
Application #:
13835443
Filing Dt:
03/15/2013
Title:
MULTIPLEXING LOW-ORDER TO HIGH-ORDER ODU SIGNALS IN AN OPTICAL TRANSPORT NETWORK
94
Patent #:
Issue Dt:
03/24/2015
Application #:
13836100
Filing Dt:
03/15/2013
Title:
JUSTIFICATION INSERTION AND REMOVAL IN GENERIC MAPPING PROCEDURE IN AN OPTICAL TRANSPORT NETWORK
95
Patent #:
Issue Dt:
05/17/2016
Application #:
13836983
Filing Dt:
03/15/2013
Title:
FRAME DELINEATION METHOD FOR A GENERIC FRAMING PROCEDURE
96
Patent #:
Issue Dt:
03/15/2016
Application #:
13837798
Filing Dt:
03/15/2013
Title:
DEMULTIPLEXING HIGH-ORDER TO LOW-ORDER ODU SIGNALS IN AN OPTICAL TRANSPORT NETWORK
97
Patent #:
Issue Dt:
06/21/2016
Application #:
13839249
Filing Dt:
03/15/2013
Title:
GFP FRAME FILTER
98
Patent #:
Issue Dt:
03/01/2016
Application #:
13839961
Filing Dt:
03/15/2013
Title:
HIGH BANDWIDTH GFP DEMAPPER
99
Patent #:
Issue Dt:
03/10/2015
Application #:
13842175
Filing Dt:
03/15/2013
Title:
SELF-SYNCHRONOUS SCRAMBLER / DESCRAMBLER AND METHOD FOR OPERATING SAME
100
Patent #:
Issue Dt:
03/24/2015
Application #:
13842611
Filing Dt:
03/15/2013
Title:
METHOD AND APPARATUS FOR EQUALIZING DISTORTION IN A DIGITAL PRE-DISTORTION OBSERVATION PATH
Assignor
1
Exec Dt:
01/15/2016
Assignee
1
ONE ENTERPRISE
ALISO VIEJO, CALIFORNIA 92656
Correspondence name and address
BORDEN LADNER GERVAIS LLP
100 QUEEN STREET
SUITE 1300
OTTAWA, K1P 1J9 CANADA

Search Results as of: 05/29/2024 02:09 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT