|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
10721201
|
Filing Dt:
|
11/25/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
NETWORK MESSAGE FILTERING USING HASHING AND PATTERN MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
10728398
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
APPARATUS AND METHOD FOR TIME ORDERING EVENTS IN A SYSTEM HAVING MULTIPLE TIME DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10728621
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD AND CIRCUIT FOR MULTIPLYING SIGNALS WITH A TRANSISTOR HAVING MORE THAN ONE INDEPENDENT GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10729531
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
INDUCTIVE DEVICE INCLUDING BOND WIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
10730174
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
HARDWARE FOR PERFORMING AN ARITHMETIC FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
10730230
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD OF FORMING A SEAL FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10730387
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONTROLLING THE BANDWIDTH FREQUENCY OF AN ANALOG FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
10730449
|
Filing Dt:
|
12/08/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR DYNAMICALLY INSERTING GAIN IN AN ADAPTIVE FILTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10731831
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
LAND GRID ARRAY PACKAGED DEVICE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
10731850
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD AND APPARATUS TO IMPLEMENT DC OFFSET CORRECTION IN A SIGMA DELTA CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10734435
|
Filing Dt:
|
12/12/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR FORMING AN SOI BODY-CONTACTED TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10736393
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR ALLOCATING ENTRIES IN A BRANCH TARGET BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10736395
|
Filing Dt:
|
12/15/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD FOR REDUCING CORROSION OF METAL SURFACES DURING SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10736853
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE HAVING A LOW K DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10737058
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
LOW-POWER COMPILER-PROGRAMMABLE MEMORY WITH FAST ACCESS TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10737115
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD FOR ELIMINATION OF EXCESSIVE FIELD OXIDE RECESS FOR THIN SI SOI
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10737116
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10738433
|
Filing Dt:
|
12/17/2003
|
Title:
|
GLITCH REMOVAL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10738815
|
Filing Dt:
|
12/17/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
SLOTTED PLANAR POWER CONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
10739505
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR DEMODULATING A RECEIVED SIGNAL WITHIN A CODED SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10739605
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
STACKED SEMICONDUCTOR DEVICE ASSEMBLY AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10740157
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING INTERRUPT LATENCY BY DYNAMIC BUFFER SIZING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10740303
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
WARPAGE CONTROL OF ARRAY PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10741055
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
CIRCUIT AND METHOD FOR SUPPLYING AN ELECTRICAL A.C. LOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10741065
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
MULTI-STRAND SUBSTRATE FOR BALL-GRID ARRAY ASSEMBLIES AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10747748
|
Filing Dt:
|
12/29/2003
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
LEVEL SHIFTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10748543
|
Filing Dt:
|
12/30/2003
|
Title:
|
SIGNALING DEPENDENT ADAPTIVE ANALOG-TO-DIGITAL CONVERTER (ADC) SYSTEM AND METHOD OF USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
10748735
|
Filing Dt:
|
12/30/2003
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
SIGNAL GENERATION POWER MANAGEMENT CONTROL SYSTEM FOR PORTABLE COMMUNICATIONS DEVICE AND METHOD OF USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10748878
|
Filing Dt:
|
12/30/2003
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
OFFSET, DELAY AND PARASITICALLY IMMUNE RESISTER-CAPACITOR (RC) TRACKING LOOP AND METHOD OF USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10750125
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR COMPONENT, AND SEMICONDUCTOR COMPONENT FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10752866
|
Filing Dt:
|
01/07/2004
|
Title:
|
FLIPCHIP QFN PACKAGE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
10761158
|
Filing Dt:
|
01/20/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
DIGITAL RATE CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10765804
|
Filing Dt:
|
01/27/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHOD FOR FORMING A MEMORY STRUCTURE USING A MODIFIED SURFACE TOPOGRAPHY AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10766205
|
Filing Dt:
|
01/28/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHOD FOR ETCHING A QUARTZ LAYER IN A PHOTORESISTLESS SEMICONDUCTOR MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10768108
|
Filing Dt:
|
02/02/2004
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE, SEMICONDUCTOR DEVICE, COMMUNICATING DEVICE, INTEGRATED CIRCUIT, AND PROCESS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10770149
|
Filing Dt:
|
02/02/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
VOLTAGE REGULATOR WITH IMPROVED LOAD REGULATION USING ADAPTIVE BIASING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10771855
|
Filing Dt:
|
02/04/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE WITH LOCAL SEMICONDUCTOR-ON-INSULATOR (SOI)
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10774977
|
Filing Dt:
|
02/09/2004
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
DIE ENCAPSULATION USING A POROUS CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10779004
|
Filing Dt:
|
02/13/2004
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE WITH IMPROVED DATA RETENTION AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10779007
|
Filing Dt:
|
02/13/2004
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE USING TREATED PHOTORESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10780143
|
Filing Dt:
|
02/17/2004
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING STRAINED SEMICONDUCTOR AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10782566
|
Filing Dt:
|
02/19/2004
|
Title:
|
PHOTOLITHOGRAPHY RETICLE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10787288
|
Filing Dt:
|
02/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH CROSSING CONDUCTOR ASSEMBLY AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
10787510
|
Filing Dt:
|
02/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
METHOD FOR REMOVING NANOCLUSTERS FROM SELECTED REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10790420
|
Filing Dt:
|
03/01/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH MULTIPLE SPACER INSULATING REGION WIDTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10791171
|
Filing Dt:
|
03/01/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
AUTONOMOUS MEMORY CHECKER FOR RUNTIME SECURITY ASSURANCE AND METHOD THEREFORE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10792591
|
Filing Dt:
|
03/03/2004
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
MULTIPLE BURST PROTOCOL DEVICE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
10795700
|
Filing Dt:
|
03/08/2004
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
SELECTIVE TONE EVENT DETECTOR AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10797222
|
Filing Dt:
|
03/10/2004
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
METHOD OF INHIBITING METAL SILICIDE ENCROACHMENT IN A TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10799554
|
Filing Dt:
|
03/10/2004
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICE MADE THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10802018
|
Filing Dt:
|
03/16/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
SELF-CALIBRATING OSCILLATOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10803799
|
Filing Dt:
|
03/18/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
HIGH ACTIVITY WATER GAS SHIFT CATALYSTS WITH NO METHANE FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10804450
|
Filing Dt:
|
03/19/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
DETECTING OVERCURRENTS IN A SWITCHING REGULATOR USING A VOLTAGE DEPENDENT REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10804453
|
Filing Dt:
|
03/19/2004
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
OPTIMIZED REFERENCE VOLTAGE GENERATION USING SWITCHED CAPACITOR SCALING FOR DATA CONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10805119
|
Filing Dt:
|
03/19/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION DEVICE AND METHOD THEREFORE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10805954
|
Filing Dt:
|
03/22/2004
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
LOAD BOARD WITH EMBEDDED RELAY TRACKER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10806498
|
Filing Dt:
|
03/23/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR ENTERING A LOW POWER MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10807527
|
Filing Dt:
|
03/24/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
LAND GRID ARRAY PACKAGED DEVICE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10807624
|
Filing Dt:
|
03/24/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
TRANSISTOR WITH REDUCED GATE-TO-SOURCE CAPACITANCE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10808056
|
Filing Dt:
|
03/24/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR DOHERTY AMPLIFIER BIASING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10811461
|
Filing Dt:
|
03/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING A NOTCHED CONTROL ELECTRODE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10811581
|
Filing Dt:
|
03/29/2004
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
Title:
|
METHOD OF ATTACHING A DIE TO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10818861
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
STATE RETENTION WITHIN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10821749
|
Filing Dt:
|
04/09/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
METHOD OF MANUFACTURING A WIRE BOND-LESS ELECTRONIC COMPONENT FOR USE WITH AN EXTERNAL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10827202
|
Filing Dt:
|
04/19/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
METHOD FOR FORMING A GATE ELECTRODE HAVING A METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10827220
|
Filing Dt:
|
04/19/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
MOTION SENSING FOR TIRE PRESSURE MONITORING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10828042
|
Filing Dt:
|
04/20/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
MEM STRUCTURE HAVING REDUCED SPRING STICTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10828090
|
Filing Dt:
|
04/20/2004
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
SWITCHING CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10834024
|
Filing Dt:
|
04/29/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
WIRELESS TRANSCEIVER AND METHOD OF OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10836149
|
Filing Dt:
|
04/30/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
A METHOD OF MAKING A HIGH QUALITY THIN DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10836150
|
Filing Dt:
|
04/30/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
ISOLATION TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10836170
|
Filing Dt:
|
04/30/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10836172
|
Filing Dt:
|
04/30/2004
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE USING SILICON GERMANIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10836173
|
Filing Dt:
|
04/30/2004
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
MASKING WITHIN A DATA PROCESSING SYSTEM HAVING APPLICABILITY FOR A DEVELOPMENT INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10838809
|
Filing Dt:
|
05/04/2004
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
METHOD FOR VOLTAGE DROP ANALYSIS IN INTEGRETED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10839385
|
Filing Dt:
|
05/05/2004
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
Title:
|
METHOD OF SEMICONDUCTOR FABRICATION INCORPORATING DISPOSABLE SPACER INTO ELEVATED SOURCE/DRAIN PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10843805
|
Filing Dt:
|
05/12/2004
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
CIRCUIT FOR PERFORMING VOLTAGE REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10843850
|
Filing Dt:
|
05/12/2004
|
Title:
|
SEMICONDUCTOR PROCESS AND INTEGRATED CIRCUIT HAVING DUAL METAL OXIDE GATE DIELECTRIC WITH SINGLE METAL GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10845523
|
Filing Dt:
|
05/14/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10845949
|
Filing Dt:
|
05/14/2004
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
Title:
|
METHOD AND APPARATUS HAVING A DIGITAL PWM SIGNAL GENERATOR WITH INTEGRAL NOISE SHAPING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10847775
|
Filing Dt:
|
05/18/2004
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
PACKAGED IC USING INSULATED WIRE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10851607
|
Filing Dt:
|
05/21/2004
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
Title:
|
METHOD FOR REMOVING A SEMICONDUCTOR LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10851608
|
Filing Dt:
|
05/21/2004
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
ANALOG TO DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10853701
|
Filing Dt:
|
05/25/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
DECOUPLED COMPLEMENTARY MASK PATTERNING TRANSFER METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10854298
|
Filing Dt:
|
05/26/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
AUTOMATIC HIDDEN REFRESH IN A DRAM AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10854389
|
Filing Dt:
|
05/26/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING A SILICIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10854554
|
Filing Dt:
|
05/26/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
MEMORY WITH SERIAL INPUT/OUTPUT TERMINALS FOR ADDRESS AND DATA AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10856581
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
SEPARATELY STRAINED N-CHANNEL AND P-CHANNEL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10856602
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
SCHOTTKY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10857040
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
TEMPERATURE COMPENSATED ON-CHIP BIAS CIRCUIT FOR LINEAR RF HBT POWER AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10857041
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
DOUBLE-SAMPLED INTEGRATOR SYSTEM AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
10857208
|
Filing Dt:
|
05/26/2004
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR ENDIANNESS CONTROL IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10857545
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
MEMORY WITH RECESSED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
10861467
|
Filing Dt:
|
06/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
METHOD AND APPARATUS UTILIZING MONOCRYSTALLINE INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
10865267
|
Filing Dt:
|
06/10/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROVIDING SECURITY IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10865268
|
Filing Dt:
|
06/10/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
METHOD FOR TREATING A SEMICONDUCTOR SURFACE TO FORM A METAL-CONTAINING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10865269
|
Filing Dt:
|
06/10/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
SINGLE SUPPLY LEVEL SHIFTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
10865274
|
Filing Dt:
|
06/10/2004
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
MEMORY DEVICE WITH A DATA HOLD LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10865363
|
Filing Dt:
|
06/10/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
HIGH VOLTAGE LEVEL CONVERTER USING LOW VOLTAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10865451
|
Filing Dt:
|
06/10/2004
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
SEMICONDUCTOR OPTICAL DEVICES AND METHOD FOR FORMING
|
|