|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11496106
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
METHOD FOR FORMING VERTICAL STRUCTURES IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11496359
|
Filing Dt:
|
07/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
TEMPERATURE SENSOR DEVICE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11501096
|
Filing Dt:
|
08/07/2006
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A CONDUCTIVE STUD OVER A BONDING PAD REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11502679
|
Filing Dt:
|
08/11/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
INTERCONNECT FOR IMPROVED DIE TO SUBSTRATE ELECTRICAL COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11503649
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11503650
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
DISCHARGE DEVICE AND DC POWER SUPPLY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11505772
|
Filing Dt:
|
08/17/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
REDUNDANT TRANSPONDER ARRAY FOR A RADIO-OVER-FIBER OPTICAL FIBER CABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11508610
|
Filing Dt:
|
08/22/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11508617
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
DEGLITCH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11508618
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
POWER SUPPLY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11510030
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
SEMICONDUCTOR SUPERJUNCTION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11510369
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
COHERENT ACCESS REGISTER DATA TRANSFER DEVICE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11510401
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD FOR FORMING AN INDEPENDENT BOTTOM GATE CONNECTION FOR BURIED INTERCONNECTION INCLUDING BOTTOM GATE OF A PLANAR DOUBLE GATE MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11510541
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
STRAINED SEMICONDUCTOR POWER DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11510545
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
High speed and high throughput digital communications processor with efficient cooperation between programmable processing components
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11510547
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
SUPERJUNCTION TRENCH DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11510552
|
Filing Dt:
|
08/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
TRENCH POWER DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11512483
|
Filing Dt:
|
08/30/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
MULTIPLE SENSOR THERMAL MANAGEMENT FOR ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11513638
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
DISTRIBUTED ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT WITH VARYING CLAMP SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11522634
|
Filing Dt:
|
09/18/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
DATA PROCESSOR AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11524457
|
Filing Dt:
|
09/20/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD OF MAKING STACKED DIE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11524655
|
Filing Dt:
|
09/21/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR SIMULATING DISTRIBUTED EFFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11525747
|
Filing Dt:
|
09/22/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
HOT CARRIER INJECTION PROGRAMMABLE STRUCTURE INCLUDING DISCONTINUOUS STORAGE ELEMENTS AND SPACER CONTROL GATES IN A TRENCH AND A METHOD OF USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11526971
|
Filing Dt:
|
09/25/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
CAPACITOR ASSEMBLY WITH SHIELDED CONNECTIONS AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11529305
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR TRANSLUCENT BRIDGING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11529983
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
METHODS AND APPARATUS FOR A MEMS GYRO SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
11530051
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
TRACE BUFFER WITH A PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11530053
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
NANOCRYSTAL NON-VOLATILE MEMORY CELL AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
11530058
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
METHOD FOR FABRICATING DUAL-METAL GATE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11530181
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
INPUT CIRCUIT FOR RECEIVING A VARIABLE VOLTAGE INPUT SIGNAL AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
11532268
|
Filing Dt:
|
09/15/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR SYMBOLIC TIMING ANALYSIS OF CIRCUIT DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11532295
|
Filing Dt:
|
09/15/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
PERFORMANCE VARIATION COMPENSATING CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11532327
|
Filing Dt:
|
09/15/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
LOCALIZED CONTENT ADAPTIVE FILTER FOR LOW POWER SCALABLE IMAGE PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
11532417
|
Filing Dt:
|
09/15/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
VIDEO INFORMATION PROCESSING SYSTEM WITH SELECTIVE CHROMA DEBLOCK FILTERING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
11532701
|
Filing Dt:
|
09/18/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
DYADIC SPATIAL RE-SAMPLING FILTERS FOR INTER-LAYER TEXTURE PREDICTIONS IN SCALABLE IMAGE PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
11533410
|
Filing Dt:
|
09/20/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
HEAT SPREADER FOR SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11534715
|
Filing Dt:
|
09/25/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
CIRCUIT FOR STORING INFORMATION IN AN INTEGRATED CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11535345
|
Filing Dt:
|
09/26/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
SPLIT GATE MEMORY CELL METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11536099
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
SOURCE SIDE INJECTION STORAGE DEVICE WITH SPACER GATES AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11536136
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
SELF-TIMED MEMORY HAVING COMMON TIMING CONTROL CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11536173
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
DYNAMIC BRANCH PREDICTION USING A WAKE VALUE TO ENABLE LOW POWER MODE FOR A PREDICTED NUMBER OF INSTRUCTION FETCHES BETWEEN A BRANCH AND A SUBSEQUENT BRANCH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11536190
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
SOURCE SIDE INJECTION STORAGE DEVICE WITH SPACER GATES AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11536342
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
CONTROLLED RELIABILITY IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
11537948
|
Filing Dt:
|
10/02/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
FEEDBACK REDUCTION FOR MIMO PRECODED SYSTEM BY EXPLOITING CHANNEL CORRELATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11538295
|
Filing Dt:
|
10/03/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
SEQUENCE-INDEPENDENT POWER-ON RESET FOR MULTI-VOLTAGE CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11538304
|
Filing Dt:
|
10/03/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
DIGITAL CLOCK FREQUENCY MULTIPLIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11538639
|
Filing Dt:
|
10/04/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
DYNAMIC SCANNABLE LATCH AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11538862
|
Filing Dt:
|
10/05/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
ANTIFUSE ONE TIME PROGRAMMABLE MEMORY ARRAY AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
11539522
|
Filing Dt:
|
10/06/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
SCALING VIDEO PROCESSING COMPLEXITY BASED ON POWER SAVINGS FACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11540614
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING AN INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11540770
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
TERMINATION STRUCTURES FOR SUPER JUNCTION DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
11542512
|
Filing Dt:
|
10/02/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
USER EQUIPMENT FREQUENCY ALLOCATION METHODS AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11548853
|
Filing Dt:
|
10/12/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
TRIMMING CIRCUIT, ELECTRONIC CIRCUIT, AND TRIMMING CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11550900
|
Filing Dt:
|
10/19/2006
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
MEMORY DEVICE HAVING SELECTIVELY DECOUPLEABLE MEMORY PORTIONS AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11551145
|
Filing Dt:
|
10/19/2006
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
SIGNAL DETECTION DEVICE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
11552817
|
Filing Dt:
|
10/25/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR MEMORY ARRAY ACCESS WITH FAST ADDRESS DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11552821
|
Filing Dt:
|
10/25/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
MICROPAD FOR BONDING AND A METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11554847
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
METHOD FOR DAMAGE AVOIDANCE IN TRANSFERRING AN ULTRA-THIN LAYER OF CRYSTALLINE MATERIAL WITH HIGH CRYSTALLINE QUALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11554851
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
ONE TRANSISTOR DRAM CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11554859
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
III-V COMPOUND SEMICONDUCTOR DEVICE WITH A SURFACE LAYER IN ACCESS REGIONS HAVING CHARGE OF POLARITY OPPOSITE TO CHANNEL CHARGE AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11554920
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
ARRAY QUAD FLAT NO-LEAD PACKAGE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11555314
|
Filing Dt:
|
11/01/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
METHOD OF IMPLEMENTING POLISHING UNIFORMITY AND MODIFYING LAYOUT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11556368
|
Filing Dt:
|
11/03/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
METHOD FOR MAINTAINING TOPOGRAPHICAL UNIFORMITY OF A SEMICONDUCTOR MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11556544
|
Filing Dt:
|
11/03/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A CONDUCTIVE STRUCTURE EXTENDING THROUGH A BURIED INSULATING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
11556576
|
Filing Dt:
|
11/03/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A CONDUCTIVE STRUCTURE EXTENDING THROUGH A BURIED INSULATING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11557388
|
Filing Dt:
|
11/07/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
RIPPLE FILTER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11557721
|
Filing Dt:
|
11/08/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
FREQUENCY MODULATED OUTPUT CLOCK FROM A DIGITAL FREQUENCY/PHASE LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11559633
|
Filing Dt:
|
11/14/2006
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
PROCESS FOR FORMING AN ELECTRONIC DEVICE INCLUDING A TRANSISTOR HAVING A METAL GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
11559642
|
Filing Dt:
|
11/14/2006
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A HETEROJUNCTION REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11559731
|
Filing Dt:
|
11/14/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11560554
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
MEMORY DEVICE WITH RETAINED INDICATOR OF READ REFERENCE LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11560607
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
PHOTON-BASED MEMORY DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11561063
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
METHOD OF PACKAGING A SEMICONDUCTOR DEVICE AND A PREFABRICATED CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11561206
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
TWO-PORT SRAM HAVING IMPROVED WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11561209
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
LATCHING INPUT BUFFER CIRCUIT WITH VARIABLE HYSTERESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11561232
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
METHOD OF PACKAGING A DEVICE HAVING A TANGIBLE ELEMENT AND DEVICE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11561234
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
METHOD OF PACKAGING A DEVICE HAVING A MULTI-CONTACT ELASTOMER CONNECTOR CONTACT AREA AND DEVICE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11561241
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
METHOD OF PACKAGING A DEVICE USING A DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11561255
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
MEMORY WITH INCREASED WRITE MARGIN BITCELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11561449
|
Filing Dt:
|
11/20/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
MEMORY DEVICE HAVING CONCURRENT WRITE AND READ CYCLES AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11562161
|
Filing Dt:
|
11/21/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
METHOD OF MAKING A CONTACT ON A BACKSIDE OF A DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11566915
|
Filing Dt:
|
12/05/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
FAST ON-CHIP DECOUPLING CAPACITANCE BUDGETING METHOD AND DEVICE FOR REDUCED POWER SUPPLY NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11567249
|
Filing Dt:
|
12/06/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
DIE POSITIONING FOR PACKAGED INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11568405
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
ARBITER FOR A SERIAL BUS SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11569113
|
Filing Dt:
|
07/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
LEADFRAME FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11569332
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
METHOD AND DEVICE TO WAKE-UP NODES IN A SERIAL DATA BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11569933
|
Filing Dt:
|
12/01/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
WIRELESS MOBILE DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11569934
|
Filing Dt:
|
12/01/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
Wireless mobile device
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11571099
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
ARRANGEMENT AND METHOD FOR DUAL MODE OPERATION IN A COMMUNICATION SYSTEM TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11573078
|
Filing Dt:
|
03/05/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
SEMICONDUCTOR SWITCH ARRANGEMENT AND AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11574474
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
VIRTUAL ADDRESS CACHE AND METHOD FOR SHARING DATA USING A UNIQUE TASK IDENTIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11574478
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
POWER SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11574495
|
Filing Dt:
|
11/20/2008
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
METHOD FOR ESTIMATING POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11574496
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
A DESIGN RULE CHECKING SYSTEM AND METHOD, FOR CHECKING COMPLIANCE OF AN INTEGREATED CIRCUIT DESIGN WITH A PLURALITY OF DESIGN RULES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
11574867
|
Filing Dt:
|
03/07/2007
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
APPARATUS AND CONTROL INTERFACE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11575001
|
Filing Dt:
|
03/09/2007
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
DESCRIPTOR-BASED MEMORY MANAGEMENT UNIT AND METHOD FOR MEMORY MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11576134
|
Filing Dt:
|
03/27/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
POWER SWITCHING APPARATUS WITH OPEN-LOAD DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11576135
|
Filing Dt:
|
03/27/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
POWER SWITCHING APPARATUS WITH OVERLOAD PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11576152
|
Filing Dt:
|
03/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR PACKAGE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11576789
|
Filing Dt:
|
09/19/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
REFERENCE CIRCUIT
|
|