|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13037013
|
Filing Dt:
|
02/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR CONFIGURING LOAD/STORE EXECUTION UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
13037032
|
Filing Dt:
|
02/28/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
MULTILAYERED THROUGH A VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13038054
|
Filing Dt:
|
03/01/2011
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
READ STACKING FOR DATA PROCESSOR INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13040797
|
Filing Dt:
|
03/04/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
METHOD TO FORM A VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13041531
|
Filing Dt:
|
03/07/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
BIPOLAR TRANSISTORS WITH HUMP REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13042948
|
Filing Dt:
|
03/08/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH LOW LEAKAGE SCHOTTKY CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13043075
|
Filing Dt:
|
03/08/2011
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
SYSTEMS AND METHODS FOR DETECTING SURFACE CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13043094
|
Filing Dt:
|
03/08/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
METHODS FOR FORMING THROUGH-SUBSTRATE CONDUCTOR FILLED VIAS, AND ELECTRONIC ASSEMBLIES FORMED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13045294
|
Filing Dt:
|
03/10/2011
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
MEMORY VOLTAGE REGULATOR WITH LEAKAGE CURRENT VOLTAGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13045307
|
Filing Dt:
|
03/10/2011
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
HIERARCHICAL ERROR CORRECTION FOR LARGE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13046789
|
Filing Dt:
|
03/14/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
ADAPTIVE BANDWIDTH PHASE-LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13046815
|
Filing Dt:
|
03/14/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
METHOD OF RE-ORDERING RECEIVED DATA BLOCKS IN HYBRID AUTOMATIC REPEAT REQUEST TELECOMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13047800
|
Filing Dt:
|
03/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
METHOD FOR DETECTING AUDIO SIGNAL TRANSIENT AND TIME-SCALE MODIFICATION BASED ON SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13047801
|
Filing Dt:
|
03/15/2011
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
STEPPER MOTOR CONTROLLER AND METHOD FOR CONTROLLING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13047803
|
Filing Dt:
|
03/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
LEAD FRAME FOR SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
13048113
|
Filing Dt:
|
03/15/2011
|
Title:
|
SWITCHED-CAPACITOR AMPLIFIER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13048976
|
Filing Dt:
|
03/16/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
A TRANSISTOR HAVING GATE DIELECTRIC PROTECTION AND STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
13050932
|
Filing Dt:
|
03/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
SYNCHRONOUS DATA PROCESSING SYSTEM FOR RELIABLE TRANSFER OF DATA IRRESPECTIVE OF PROPAGATION DELAYS AND PROCESS, VOLTAGE AND TEMPERATURE (PVT) VARIATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13050948
|
Filing Dt:
|
03/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
MEMORY CONTROLLER ADDRESS AND DATA PIN MULTIPLEXING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
13051611
|
Filing Dt:
|
03/18/2011
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
VOLTAGE-CONTROLLED OSCILLATORS AND RELATED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
13052529
|
Filing Dt:
|
03/21/2011
|
Title:
|
SPLIT-GATE NON-VOLATILE MEMORY CELL HAVING IMPROVED OVERLAP TOLERANCE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13052891
|
Filing Dt:
|
03/21/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
PROGRAMMABLE TEMPERATURE SENSING CIRCUIT FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13053962
|
Filing Dt:
|
03/22/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
SELECTIVE CHECKBIT MODIFICATION FOR ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13054122
|
Filing Dt:
|
01/14/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT DIE, AN INTEGRATED CIRCUIT PACKAGE AND A METHOD FOR CONNECTING AN INTEGRATED CIRCUIT DIE TO AN EXTERNAL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13054124
|
Filing Dt:
|
01/14/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
SYSTEM FOR MONITORING AND CONTROLLING THE POWER OF A RADIO FREQUENCY (RF) SIGNAL IN A SHORT-RANGE RF TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
13054344
|
Filing Dt:
|
01/14/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
MICRO CONTROLLER UNIT INCLUDING AN ERROR INDICATOR MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13054358
|
Filing Dt:
|
01/14/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
INTEGRATED TESTING CIRCUITRY FOR HIGH-FREQUENCY RECEIVER INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13055474
|
Filing Dt:
|
01/24/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
HETERODYNE RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13055968
|
Filing Dt:
|
01/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
COMMUNICATIONS MODULE APPARATUS, INTEGRATED CIRCUIT AND METHOD OF COMMUNICATING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13056322
|
Filing Dt:
|
01/28/2011
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
DIE TEMPERATURE ESTIMATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13056334
|
Filing Dt:
|
01/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
BUFFER APPARATUS, INTEGRATED CIRCUIT AND METHOD OF REDUCING A PORTION OF AN OSCILLATION OF AN OUTPUT SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13057384
|
Filing Dt:
|
02/03/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
SECURITY KEY GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13058025
|
Filing Dt:
|
02/08/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
WIRELESS COMMUNICATION UNIT, INTEGRATED CIRCUIT AND METHOD OF POWER CONTROL OF A POWER AMPLIFIER THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13058350
|
Filing Dt:
|
02/10/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
VOLTAGE REGULATOR WITH LOW AND HIGH POWER MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13059084
|
Filing Dt:
|
02/15/2011
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
SYSTEM AND METHOD FOR COMMUNICATING ON AN ELECTRICAL BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13059085
|
Filing Dt:
|
02/15/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, WIRELESS COMMUNICATION DEVICE AND METHOD FOR GENERATING A SYNTHESIZED FREQUENCY SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13059246
|
Filing Dt:
|
02/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
MULTI-CORE CLOCKING SYSTEM WITH INTERLOCKED 'ANTI-FREEZE' MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13060081
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
CALIBRATION APPARATUS AND METHOD OF CALIBRATING A COMMUNICATIONS TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13060170
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
COMPUTATIONAL GENERATION OF NARROW-BANDWIDTH DIGITAL SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13060549
|
Filing Dt:
|
02/24/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
WIRELESS COMMUNICATION UNIT, SEMICONDUCTOR DEVICE AND POWER CONTROL METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13061626
|
Filing Dt:
|
03/01/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR TRANSMITTING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13061967
|
Filing Dt:
|
03/03/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR TRANSMITTING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13062958
|
Filing Dt:
|
03/09/2011
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
Title:
|
WIRELESS COMMUNICATION UNIT, INTEGRATED CIRCUIT AND METHOD OF POWER CONTROL OF A POWER AMPLIFIER THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13062961
|
Filing Dt:
|
03/09/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR GATING A CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13063214
|
Filing Dt:
|
03/10/2011
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
METHOD FOR ADJUSTING TIME SLOTS IN A COMMUNICATION NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13063679
|
Filing Dt:
|
03/11/2011
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
WAKE-UP CONTROL SYSTEM AND METHOD FOR CONTROLLING RECEIVER WAKE-UP
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
13068335
|
Filing Dt:
|
05/09/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
ELECTROSTATIC OCCUPANT DETECTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13069158
|
Filing Dt:
|
03/22/2011
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
SWITCH MODE CONVERTER EMPLOYING DUAL GATE MOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13070049
|
Filing Dt:
|
03/23/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
Low-Leakage, High-Capacitance Capacitor Structures and Method of Making
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13071025
|
Filing Dt:
|
03/24/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
SELECTABLE THRESHOLD RESET CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13071512
|
Filing Dt:
|
03/25/2011
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
Title:
|
SYSTEM AND METHOD FOR DEBUGGING SCAN CHAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13072818
|
Filing Dt:
|
03/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
DUAL LOOP PHASE LOCKED LOOP WITH LOW VOLTAGE-CONTROLLED OSCILLATOR GAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13075768
|
Filing Dt:
|
03/30/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
CIRCUIT FOR PREVENTING A DUMMY READ IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13075844
|
Filing Dt:
|
03/30/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
CORRELATED-DOUBLE-SAMPLING SWITCHED-CAPACITOR GAIN STAGES, SYSTEMS IMPLEMENTING THE GAIN STAGES, AND METHODS OF THEIR OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13075956
|
Filing Dt:
|
03/30/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
CORRELATED-LEVEL-SHIFTING AND CORRELATED-DOUBLE-SAMPLING SWITCHED-CAPACITOR GAIN STAGES, SYSTEMS IMPLEMENTING THE GAIN STAGES, AND METHODS OF THEIR OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13077434
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
METHOD FOR REDUCING PLASMA DISCHARGE DAMAGE DURING PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13077491
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
NON-VOLATILE MEMORY AND LOGIC CIRCUIT PROCESS INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
13077501
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
NON-VOLATILE MEMORY AND LOGIC CIRCUIT PROCESS INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13077563
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
PATTERNING A GATE STACK OF A NON-VOLATILE MEMORY (NVM) WITH FORMATION OF A CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
13077569
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
PATTERNING A GATE STACK OF A NON-VOLATILE MEMORY (NVM) WITH FORMATION OF A METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTOR (MOSFET)
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13077581
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
PATTERNING A GATE STACK OF A NON-VOLATILE MEMORY (NVM) WITH FORMATION OF A GATE EDGE DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13077963
|
Filing Dt:
|
03/31/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
METHOD AND SYSTEM TO COMPENSATE FOR TEMPERATURE AND PRESSURE IN PIEZO RESISTIVE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13079030
|
Filing Dt:
|
04/04/2011
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
COMMON RF INTERFACE FOR SEPARATING AND MIXING WIRELESS SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13079818
|
Filing Dt:
|
04/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
Title:
|
METHOD AND APPARATUS FOR SELF-TEST OF SUCCESSIVE APPROXIMATION REGISTER (SAR) A/D CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13080944
|
Filing Dt:
|
04/06/2011
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
MEMORY CONTROLLER AND METHOD FOR ACCESSING A PLURALITY OF NON-VOLATILE MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13085217
|
Filing Dt:
|
04/12/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
RESISTIVE RANDOM ACCESS MEMORY (RAM) CELL AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13085230
|
Filing Dt:
|
04/12/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING NANOCRYSTAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13085238
|
Filing Dt:
|
04/12/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING NANOCRYSTALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13085533
|
Filing Dt:
|
04/13/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
METHOD OF MAKING A SEMICONDUCTOR STRUCTURE USEFUL IN MAKING A SPLIT GATE NON-VOLATILE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
13088071
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
POWER MOSFET WITH A GATE STRUCTURE OF DIFFERENT MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13088100
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
METHOD FOR ETCHED CAVITY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13088106
|
Filing Dt:
|
04/15/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
ETCHING TRENCHES IN A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13088579
|
Filing Dt:
|
04/18/2011
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
MEMS DEVICE WITH CENTRAL ANCHOR FOR STRESS ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
13090056
|
Filing Dt:
|
04/19/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
DYNAMIC LOCKSTEP CACHE MEMORY REPLACEMENT LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13090057
|
Filing Dt:
|
04/19/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
CACHE MEMORY WITH DYNAMIC LOCKSTEP SUPPORT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13091997
|
Filing Dt:
|
04/21/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
SENSOR DEVICE WITH SEALING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13092001
|
Filing Dt:
|
04/21/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
METHODS FOR FABRICATING SENSOR DEVICE PACKAGE USING A SEALING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13092037
|
Filing Dt:
|
04/21/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
ISOLATED CAPACITORS WITHIN SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13092046
|
Filing Dt:
|
04/21/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
DECOUPLING CAPACITORS RECESSED IN SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
13092159
|
Filing Dt:
|
04/22/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
THIN SEMICONDUCTOR PACKAGE AND METHOD FOR MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13092162
|
Filing Dt:
|
04/22/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHOD OF ASSEMBLING SHIELDED INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13092166
|
Filing Dt:
|
04/22/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
METHOD AND SYSTEM FOR TOUCH SENSOR INTERFACE FAULT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
13092170
|
Filing Dt:
|
04/22/2011
|
Title:
|
SEMICONDUCTOR DEVICE WITH NESTED ROWS OF CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13093154
|
Filing Dt:
|
04/25/2011
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
DYNAMIC PROGRAMMING FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13093865
|
Filing Dt:
|
04/26/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
SYSTEM FOR PERFORMING ELECTRICAL CHARACTERIZATION OF ASYNCHRONOUS INTEGRATED CIRCUIT INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
13094110
|
Filing Dt:
|
04/26/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
A REGISTER RENAMING SCHEME WITH CHECKPOINT REPAIR IN A PROCESSING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13094873
|
Filing Dt:
|
04/27/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
HIGH PRESSURE DEUTERIUM TREATMENT FOR SEMICONDUCTOR/HIGH-K INSULATOR INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13095544
|
Filing Dt:
|
04/27/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
MIXER CIRCUITS FOR SECOND ORDER INTERCEPT POINT CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
13096102
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHOD FOR PROTECTING COPPER WIRE BONDS ON ALUMINUM PADS OF A SEMICONDUCTOR DEVICE FROM CORROSION.
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
13096269
|
Filing Dt:
|
04/28/2011
|
Title:
|
METHOD AND APPARATUS FOR INTEGRATED CIRCUIT PACKAGES USING MATERIALS WITH LOW MELTING POINT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13096282
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
MICROPROCESSOR SYSTEMS AND METHODS FOR A COMBINED REGISTER FILE AND CHECKPOINT REPAIR REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13096320
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
LOAD CONTROL AND PROTECTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13096528
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE AS A CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13096543
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURE AS A CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
13096635
|
Filing Dt:
|
04/28/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
DC OFFSET CALIBRATION IN A DIRECT CONVERSION RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
13097054
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
FLIP-FLOP CIRCUIT WITH INTERNAL LEVEL SHIFTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
13097066
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
MOLD AND SUBSTRATE FOR USE WITH MOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13097411
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
VOLTAGE REGULATOR WITH DIFFERENT INVERTING GAIN STAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13097721
|
Filing Dt:
|
04/29/2011
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
Title:
|
SELECTIVE ERROR DETECTION AND ERROR CORRECTION FOR A MEMORY INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13101793
|
Filing Dt:
|
05/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
MEMS DEVICE WITH IMPACTING STRUCTURE FOR ENHANCED RESISTANCE TO STICTION
|
|