|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13189054
|
Filing Dt:
|
07/22/2011
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
Title:
|
FUSED BUSS FOR PLATING FEATURES ON A SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13189060
|
Filing Dt:
|
07/22/2011
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
Title:
|
FUSED BUSS FOR PLATING FEATURES ON A SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13191456
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
METHOD FOR PARTITIONING SCAN CHAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13191459
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
POWER SUPPLY AND DATA SIGNAL INTERFACE CIRCUIT WITH OVERVOLTAGE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13192976
|
Filing Dt:
|
07/28/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
METHOD OF MAKING A DIE WITH RECESSED ALUMIUM DIE PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
13193855
|
Filing Dt:
|
07/29/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
Combined Output Buffer and ESD Diode Device
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
13194714
|
Filing Dt:
|
07/29/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
OSCILLATOR SYSTEMS HAVING ANNULAR RESONANT CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13195042
|
Filing Dt:
|
08/01/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
BONDED WIRE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13195505
|
Filing Dt:
|
08/01/2011
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
CODE COVERAGE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
13201077
|
Filing Dt:
|
08/11/2011
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
DATA PROCESSING WITH VARIABLE OPERAND SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13201977
|
Filing Dt:
|
08/17/2011
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH APPRAISAL CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13202775
|
Filing Dt:
|
08/23/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
INTEGRATED PROTECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
13203298
|
Filing Dt:
|
08/25/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
METHOD AND APPARATUS FOR SELECTING AT LEAST ONE DEVICE TO BE WIRELESSLY CONTROLLED
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
13208221
|
Filing Dt:
|
08/11/2011
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH LOW RESISTANCE BACK-SIDE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
13210021
|
Filing Dt:
|
08/15/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
CONFIGURABLE CONTINUOUS TIME SIGMA DELTA ANALOG-TO-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13210281
|
Filing Dt:
|
08/15/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
METHOD AND DEVICE FOR CONTROLLING DEBUG EVENT RESOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13210392
|
Filing Dt:
|
08/16/2011
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
BRACE FOR LONG BOND WIRE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13210563
|
Filing Dt:
|
08/16/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
ATTACHING A MEMS TO A BONDING WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13210566
|
Filing Dt:
|
08/16/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR HANDLING INSTRUCTIONS OF IN-ORDER AND OUT-OF-ORDER EXECUTION QUEUES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13212420
|
Filing Dt:
|
08/18/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR HANDLING INSTRUCTIONS OF IN-ORDER AND OUT-OF-ORDER EXECUTION QUEUES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13212478
|
Filing Dt:
|
08/18/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
MEMORY DEVICE AND METHOD USING ENCODE VALUES FOR ACCESS ERROR CONDITION DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
13213387
|
Filing Dt:
|
08/19/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
DATA PROCESSING SYSTEM OPERABLE IN SINGLE AND MULTI-THREAD MODES AND HAVING MULTIPLE CACHES AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
13213831
|
Filing Dt:
|
08/19/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
Memory Management Unit Tag Memory with CAM Evaluate Signal
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13213900
|
Filing Dt:
|
08/19/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
MEMORY MANAGEMENT UNIT TAG MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13213992
|
Filing Dt:
|
08/19/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
IMPLANT FOR PERFORMANCE ENHANCEMENT OF SELECTED TRANSISTORS IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13214164
|
Filing Dt:
|
08/20/2011
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH WAKE-UP UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13214827
|
Filing Dt:
|
08/22/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
CIRCUIT SIMULATION ACCELERATION USING MODEL CACHING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13216769
|
Filing Dt:
|
08/24/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
METHOD AND SYSTEM FOR PHYSICAL VERIFICATION USING NETWORK SEGMENT CURRENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13219071
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
ANGULAR RATE SENSOR WITH DIFFERENT GAP SIZES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13220302
|
Filing Dt:
|
08/29/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING CRITICAL PATH VOLTAGE SCALING AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13220389
|
Filing Dt:
|
08/29/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
MULTI-THREADING FLIP-FLOP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13220891
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
BACK SIDE ALIGNMENT STRUCTURE AND MANUFACTURING METHOD FOR THREE-DIMENSIONAL SEMICONDUCTOR DEVICE PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13220898
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
LEAD FRAME HAVING A FLAG WITH IN-PLANE AND OUT-OF-PLANE MOLD LOCKING FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13221695
|
Filing Dt:
|
08/30/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
METHODS FOR FORMING ANTIFUSES WITH CURVED BREAKDOWN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
13222143
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGING HAVING PRE-ENCAPSULATION THROUGH VIA FORMATION USING DROP-IN SIGNAL CONDUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13222148
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGING HAVING PRE-ENCAPSULATION THROUGH VIA FORMATION USING LEAD FRAMES WITH ATTACHED SIGNAL CONDUITS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13222150
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGING HAVING PRE-ENCAPSULATION THROUGH VIA FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13222323
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
MOFSET MISMATCH CHARACTERIZATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13222335
|
Filing Dt:
|
08/31/2011
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
MOFSET MISMATCH CHARACTERIZATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13223573
|
Filing Dt:
|
09/01/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A RESISTOR-CAPACITOR FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
13227965
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
CONTACT FOR A NON-VOLATILE MEMORY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13228001
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
DUAL PORT STATIC RANDOM ACCESS MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13228215
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
CAPACITIVE SENSOR RADIATION MEASUREMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13228260
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
INCIDENT CAPACITIVE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13233393
|
Filing Dt:
|
09/15/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A STANDARD CELL AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13234305
|
Filing Dt:
|
09/16/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
MEMORY MANAGEMENT UNIT (MMU) HAVING REGION DESCRIPTOR GLOBALIZATION CONTROLS AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13235499
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
LEVEL SHIFTER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
13235535
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
EFFICIENT WORD LINES, BIT LINE AND PRECHARGE TRACKING IN SELF-TIMED MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13237092
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
LOW POWER CYCLE DATA CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13237365
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
LAYOUT TECHNIQUE FOR STRESS MANAGEMENT CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13238791
|
Filing Dt:
|
09/21/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH HEATER AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13239640
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13245888
|
Filing Dt:
|
09/27/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
METHOD OF REDUCING POWER LEAKAGE OF INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
13246538
|
Filing Dt:
|
09/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
ADAPTIVE IIP2 CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13246990
|
Filing Dt:
|
09/28/2011
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
METHOD FOR PACKAGING AN ELECTRONIC DEVICE ASSEMBLY HAVING A CAPPED DEVICE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13248348
|
Filing Dt:
|
09/29/2011
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
INTERFACE SYSTEM AND METHOD WITH BACKWARD COMPATIBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13249256
|
Filing Dt:
|
09/30/2011
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
METHOD AND APPARATUS FOR CALCULATING SENSOR MODELLING COEFFICIENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13249271
|
Filing Dt:
|
09/30/2011
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
METHOD AND CIRCUIT FOR CALCULATING SENSOR MODELLING COEFFICIENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13249829
|
Filing Dt:
|
09/30/2011
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
MEMORY PROTECTION UNIT (MPU) HAVING A SHARED PORTION AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13250368
|
Filing Dt:
|
09/30/2011
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
METHODS AND APPARATUS FOR TESTING MULTIPLE-IC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
13250378
|
Filing Dt:
|
09/30/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHODS FOR FORMING VARACTOR DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13250385
|
Filing Dt:
|
09/30/2011
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
VOLTAGE-CONTROLLED OSCILLATORS AND RELATED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13253849
|
Filing Dt:
|
10/05/2011
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
ROTARY DISK GYROSCOPE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13255250
|
Filing Dt:
|
09/08/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
RECEIVING NODE IN A PACKET COMMUNICATIONS SYSTEM AND METHOD FOR MANAGING A BUFFER IN A RECEIVING NODE IN A PACKET COMMUNICATIONS SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
13255520
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
RADIO FREQUENCY REMOTE CONTROLLER DEVICE, INTEGRATED CIRCUIT AND METHOD FOR SELECTING AT LEAST ONE DEVICE TO BE CONTROLLED
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13255523
|
Filing Dt:
|
09/09/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
CONNECTION QUALITY VERIFICATION FOR INTEGRATED CIRCUIT TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13257334
|
Filing Dt:
|
09/19/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
SYSTEM FOR TREE SEQUENCE TESTING OF A DEVICE AND METHOD FOR TREE SEQUENCE TESTING OF A DEVICE IN A TEST FRAMEWORK ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13258759
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHOD AND SYSTEM ARRANGED FOR FILTERING AN IMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13258769
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
WIRELESS COMMUNICATION DEVICE AND SEMICONDUCTOR PACKAGE DEVICE HAVING A POWER AMPLIFIER THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13258791
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
TONE RELAY SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13258807
|
Filing Dt:
|
09/22/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
APPARATUS, COMMUNICATIONS SYSTEM AND METHOD FOR OPTIMIZING DATA PACKET FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13265343
|
Filing Dt:
|
10/20/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
METHOD FOR POWER REDUCTION AND A DEVICE HAVING POWER REDUCTION CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13268580
|
Filing Dt:
|
10/07/2011
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
STACKED SEMICONDUCTOR DIE WITH CONTINUOUS CONDUCTIVE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13268681
|
Filing Dt:
|
10/07/2011
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13269573
|
Filing Dt:
|
10/08/2011
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
CIRCUIT TO REDUCE PEAK POWER DURING TRANSITION FAULT TESTING OF INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13269574
|
Filing Dt:
|
10/08/2011
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
HETEROGENEOUS MULTI-CORE INTEGRATED CIRCUIT AND METHOD FOR DEBUGGING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13272285
|
Filing Dt:
|
10/13/2011
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
THREE-DIMENSIONAL SOLAR CELL HAVING INCREASED EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13272542
|
Filing Dt:
|
10/13/2011
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING LATCH-UP RECOVERY CIRCUIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13272725
|
Filing Dt:
|
10/13/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
MULTIPLE CORE DATA PROCESSOR WITH USAGE MONITORING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13273389
|
Filing Dt:
|
10/14/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
SUBSTRATE BONDING WITH METAL GERMANIUM SILICON MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13273622
|
Filing Dt:
|
10/14/2011
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13275310
|
Filing Dt:
|
10/17/2011
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
A DIGITAL LOGIC CONTROLLER FOR REGULATING VOLTAGE OF A SYSTEM ON CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
13276875
|
Filing Dt:
|
10/19/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
GAN-ON-SI SWITCH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13277847
|
Filing Dt:
|
10/20/2011
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
LOW LOSS SUBSTRATE FOR INTEGRATED PASSIVE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13279776
|
Filing Dt:
|
10/24/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING A THROUGH SUBSTRATE VIA (TSV) AND METHOD FOR FORMING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13279807
|
Filing Dt:
|
10/24/2011
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
METHOD OF MAKING A NON-VOLATILE MEMORY CELL HAVING A FLOATING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13282192
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
INERTIAL SENSOR WITH OFF-AXIS SPRING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13282210
|
Filing Dt:
|
10/26/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
TRANSISTORS WITH DIFFERENT THRESHOLD VOLTAGES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13283187
|
Filing Dt:
|
10/27/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
SYSTEMS AND METHODS FOR SEMAPHORE-BASED PROTECTION OF SHARED SYSTEM RESOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13284253
|
Filing Dt:
|
10/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
TRANSMIT POWER CONTROL TECHNIQUES FOR NODES IN AN AD-HOC NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13284395
|
Filing Dt:
|
10/28/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
HIGH SIDE DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13285073
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH VIAS ON A BRIDGE CONNECTING TWO BUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13285434
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
DATA PROCESSING SYSTEM WITH SAFE CALL AND RETURN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13285557
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
METHODS OF FORMING LATERALLY DIFFUSED METAL OXIDE SEMICONDUCTOR TRANSISTORS FOR RADIO FREQUENCY POWER AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13286175
|
Filing Dt:
|
10/31/2011
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
BUILT-IN SELF TRIM FOR NON-VOLATILE MEMORY REFERENCE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13288036
|
Filing Dt:
|
11/03/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
CLOCK FREQUENCY OVERSHOOT DETECTION CIRCUIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13288037
|
Filing Dt:
|
11/03/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
SCAN TESTING OF INTEGRATED CIRCUIT WITH CLOCK GATING CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
13289671
|
Filing Dt:
|
11/04/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
TESTING A SWITCHED MODE SUPPLY WITH WAVEFORM GENERATOR AND CAPTURE CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13291252
|
Filing Dt:
|
11/08/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
DEVICE AND METHOD FOR EVALUATING A TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13292103
|
Filing Dt:
|
11/09/2011
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
METHOD OF PACKAGING SEMICONDUCTOR DIE
|
|