skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:062214/0302   Pages: 19
Recorded: 12/23/2022
Attorney Dkt #:092132.0102
Conveyance: SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 60
1
Patent #:
Issue Dt:
04/11/1995
Application #:
07922612
Filing Dt:
07/17/1992
Title:
LASER GYRO MICROPROCESSOR CONFIGURATION AND CONTROL
2
Patent #:
Issue Dt:
08/19/2008
Application #:
10602292
Filing Dt:
06/24/2003
Publication #:
Pub Dt:
02/12/2004
Title:
PROCESSING SYSTEM WITH INTERSPERSED STALL PROPAGATING PROCESSORS AND COMMUNICATION ELEMENTS
3
Patent #:
Issue Dt:
07/24/2012
Application #:
11168794
Filing Dt:
06/28/2005
Publication #:
Pub Dt:
01/05/2006
Title:
EXECUTION OF HARDWARE DESCRIPTION LANGUAGE (HDL) PROGRAMS
4
Patent #:
Issue Dt:
09/02/2014
Application #:
11691889
Filing Dt:
03/27/2007
Publication #:
Pub Dt:
09/27/2007
Title:
PROGRAMMING A MULTI-PROCESSOR SYSTEM
5
Patent #:
Issue Dt:
07/20/2010
Application #:
11751994
Filing Dt:
05/22/2007
Publication #:
Pub Dt:
11/22/2007
Title:
DESIGNING AN ASIC BASED ON EXECUTION OF A SOFTWARE PROGRAM ON A PROCESSING SYSTEM
6
Patent #:
Issue Dt:
05/03/2011
Application #:
12028565
Filing Dt:
02/08/2008
Publication #:
Pub Dt:
06/19/2008
Title:
PROCESSING SYSTEM WITH INTERSPERSED PROCESSORS AND COMMUNICATION ELEMENTS
7
Patent #:
Issue Dt:
07/26/2011
Application #:
12781314
Filing Dt:
05/17/2010
Publication #:
Pub Dt:
09/09/2010
Title:
PROCESSING SYSTEM WITH INTERSPERSED PROCESSORS USING SHARED MEMORY OF COMMUNICATION ELEMENTS
8
Patent #:
Issue Dt:
02/07/2012
Application #:
12781422
Filing Dt:
05/17/2010
Publication #:
Pub Dt:
09/09/2010
Title:
PROCESSING SYSTEM WITH INTERSPERSED PROCESSORS USING SELECTIVE DATA TRANSFER THROUGH COMMUNICATION ELEMENTS
9
Patent #:
Issue Dt:
02/04/2014
Application #:
12817318
Filing Dt:
06/17/2010
Publication #:
Pub Dt:
12/23/2010
Title:
PARALLEL EXECUTION OF TRELLIS-BASED METHODS
10
Patent #:
Issue Dt:
07/26/2011
Application #:
12827416
Filing Dt:
06/30/2010
Publication #:
Pub Dt:
10/21/2010
Title:
PROCESSING SYSTEM WITH INTERSPERSED PROCESSORS AND DYNAMIC PATHWAY CREATION
11
Patent #:
Issue Dt:
05/24/2011
Application #:
12837767
Filing Dt:
07/16/2010
Publication #:
Pub Dt:
11/04/2010
Title:
DESIGNING AN ASIC BASED ON EXECUTION OF A SOFTWARE PROGRAM ON A PROCESSING SYSTEM
12
Patent #:
Issue Dt:
05/01/2012
Application #:
13110248
Filing Dt:
05/18/2011
Publication #:
Pub Dt:
09/08/2011
Title:
CONVERTING PORTIONS OF A SOFTWARE PROGRAM EXECUTING ON A PROCESSING SYSTEM TO HARDWARE DESCRIPTIONS
13
Patent #:
Issue Dt:
11/04/2014
Application #:
13274138
Filing Dt:
10/14/2011
Publication #:
Pub Dt:
05/31/2012
Title:
METHOD AND SYSTEM FOR DISABLING COMMUNICATION PATHS IN A MULTIPROCESSOR FABRIC BY SETTING REGISTER VALUES TO DISABLE THE COMMUNICATION PATHS SPECIFIED BY A CONFIGURATION
14
Patent #:
Issue Dt:
07/02/2013
Application #:
13341252
Filing Dt:
12/30/2011
Publication #:
Pub Dt:
04/26/2012
Title:
STALL PROPAGATION IN A PROCESSING SYSTEM WITH INTERSPERSED PROCESSORS AND COMMUNICATON ELEMENTS
15
Patent #:
Issue Dt:
10/08/2013
Application #:
13356995
Filing Dt:
01/24/2012
Publication #:
Pub Dt:
08/02/2012
Title:
FREQUENCY DIVIDER WITH SYNCHRONOUS RANGE EXTENSION ACROSS OCTAVE BOUNDARIES
16
Patent #:
Issue Dt:
05/07/2013
Application #:
13431029
Filing Dt:
03/27/2012
Publication #:
Pub Dt:
07/26/2012
Title:
PARTIAL HARDENING OF A SOFTWARE PROGRAM FROM A SOFTWARE IMPLEMENTATION TO A HARDWARE IMPLEMENTATION
17
Patent #:
Issue Dt:
09/15/2015
Application #:
13590086
Filing Dt:
08/20/2012
Publication #:
Pub Dt:
02/21/2013
Title:
THREE DIMENSIONAL DISPLAY COMPUTE SYSTEM
18
Patent #:
Issue Dt:
06/24/2014
Application #:
13734325
Filing Dt:
01/04/2013
Publication #:
Pub Dt:
05/16/2013
Title:
PARALLEL EXECUTION OF TRELLIS-BASED METHODS
19
Patent #:
Issue Dt:
08/23/2016
Application #:
13791345
Filing Dt:
03/08/2013
Publication #:
Pub Dt:
05/22/2014
Title:
Processing System With Interspersed Processors DMA-FIFO
20
Patent #:
Issue Dt:
08/30/2016
Application #:
13851683
Filing Dt:
03/27/2013
Publication #:
Pub Dt:
05/22/2014
Title:
PROCESSING SYSTEM WITH INTERSPERSED PROCESSORS WITH MULTI-LAYER INTERCONNECT
21
Patent #:
Issue Dt:
07/22/2014
Application #:
13862842
Filing Dt:
04/15/2013
Publication #:
Pub Dt:
10/24/2013
Title:
Developing a Hardware Description Which Performs a Function by Partial Hardening of a Software Program on a Multi-Processor System
22
Patent #:
Issue Dt:
11/24/2015
Application #:
13896577
Filing Dt:
05/17/2013
Publication #:
Pub Dt:
11/20/2014
Title:
DYNAMIC RECONFIGURATION OF APPLICATIONS ON A MULTI-PROCESSOR EMBEDDED SYSTEM
23
Patent #:
Issue Dt:
09/09/2014
Application #:
13904359
Filing Dt:
05/29/2013
Publication #:
Pub Dt:
09/26/2013
Title:
PROCESSING SYSTEM WITH INTERSPERSED PROCESSORS AND COMMUNICATION ELEMENTS HAVING IMPROVED WORMHOLE ROUTING
24
Patent #:
Issue Dt:
02/27/2018
Application #:
14047135
Filing Dt:
10/07/2013
Publication #:
Pub Dt:
05/08/2014
Title:
Multiprocessor Programming Toolkit for Design Reuse
25
Patent #:
Issue Dt:
04/26/2016
Application #:
14051140
Filing Dt:
10/10/2013
Publication #:
Pub Dt:
06/12/2014
Title:
PROCESSING SYSTEM WITH SYNCHRONIZATION INSTRUCTION
26
Patent #:
Issue Dt:
10/25/2016
Application #:
14074925
Filing Dt:
11/08/2013
Publication #:
Pub Dt:
05/15/2014
Title:
Real Time Analysis and Control for a Multiprocessor System
27
Patent #:
Issue Dt:
03/22/2016
Application #:
14086648
Filing Dt:
11/21/2013
Publication #:
Pub Dt:
06/19/2014
Title:
MULTIPROCESSOR SYSTEM WITH IMPROVED SECONDARY INTERCONNECTION NETWORK
28
Patent #:
Issue Dt:
09/20/2016
Application #:
14106138
Filing Dt:
12/13/2013
Publication #:
Pub Dt:
06/19/2014
Title:
CLOCK DISTRIBUTION NETWORK FOR MULTI-FREQUENCY MULTI-PROCESSOR SYSTEMS
29
Patent #:
Issue Dt:
04/26/2016
Application #:
14106202
Filing Dt:
12/13/2013
Publication #:
Pub Dt:
06/19/2014
Title:
AUTOMATIC SELECTION OF ON-CHIP CLOCK IN SYNCHRONOUS DIGITAL SYSTEMS
30
Patent #:
Issue Dt:
02/24/2015
Application #:
14106269
Filing Dt:
12/13/2013
Publication #:
Pub Dt:
06/19/2014
Title:
MULTI-FREQUENCY CLOCK SKEW CONTROL FOR INTER-CHIP COMMUNICATION IN SYNCHRONOUS DIGITAL SYSTEMS
31
Patent #:
Issue Dt:
04/14/2015
Application #:
14273278
Filing Dt:
05/08/2014
Publication #:
Pub Dt:
09/04/2014
Title:
PARALLEL EXECUTION OF TRELLIS-BASED METHODS USING OVERLAPPING SUB-SEQUENCES
32
Patent #:
Issue Dt:
02/02/2016
Application #:
14284573
Filing Dt:
05/22/2014
Publication #:
Pub Dt:
09/11/2014
Title:
PROGRAMMING A MULTI-PROCESSOR SYSTEM
33
Patent #:
Issue Dt:
08/30/2016
Application #:
14285838
Filing Dt:
05/23/2014
Publication #:
Pub Dt:
11/27/2014
Title:
MEMORY-NETWORK PROCESSOR WITH PROGRAMMABLE OPTIMIZATIONS
34
Patent #:
Issue Dt:
01/03/2017
Application #:
14451900
Filing Dt:
08/05/2014
Publication #:
Pub Dt:
11/27/2014
Title:
PROCESSING SYSTEM WITH INTERSPERSED PROCESSORS AND COMMUNICATION ELEMENTS HAVING IMPROVED COMMUNICATION ROUTING
35
Patent #:
Issue Dt:
08/23/2016
Application #:
14504960
Filing Dt:
10/02/2014
Publication #:
Pub Dt:
01/22/2015
Title:
MULTIPROCESSOR FABRIC HAVING CONFIGURABLE COMMUNICATION THAT IS SELECTIVELY DISABLED FOR SECURE PROCESSING
36
Patent #:
Issue Dt:
10/06/2015
Application #:
14626441
Filing Dt:
02/19/2015
Publication #:
Pub Dt:
06/11/2015
Title:
MULTI-FREQUENCY CLOCK SKEW CONTROL FOR INTER-CHIP COMMUNICATION IN SYNCHRONOUS DIGITAL SYSTEMS
37
Patent #:
Issue Dt:
02/02/2016
Application #:
14633666
Filing Dt:
02/27/2015
Publication #:
Pub Dt:
06/25/2015
Title:
Parallel Processing of Overlapping Subsequences to Generate Soft Estimates
38
Patent #:
Issue Dt:
09/13/2016
Application #:
14828224
Filing Dt:
08/17/2015
Publication #:
Pub Dt:
12/10/2015
Title:
Three Dimensional Display System
39
Patent #:
Issue Dt:
06/05/2018
Application #:
14921281
Filing Dt:
10/23/2015
Publication #:
Pub Dt:
02/11/2016
Title:
DYNAMIC RECONFIGURATION OF APPLICATIONS ON A MULTI-PROCESSOR EMBEDDED SYSTEM
40
Patent #:
Issue Dt:
05/08/2018
Application #:
14972815
Filing Dt:
12/17/2015
Publication #:
Pub Dt:
04/14/2016
Title:
PROGRAMMING A MULTI-PROCESSOR SYSTEM
41
Patent #:
Issue Dt:
04/04/2017
Application #:
15043905
Filing Dt:
02/15/2016
Publication #:
Pub Dt:
06/09/2016
Title:
MULTIPROCESSOR SYSTEM WITH IMPROVED SECONDARY INTERCONNECTION NETWORK
42
Patent #:
Issue Dt:
01/31/2017
Application #:
15073276
Filing Dt:
03/17/2016
Publication #:
Pub Dt:
07/07/2016
Title:
PROCESSING SYSTEM WITH SYNCHRONIZATION INSTRUCTION
43
Patent #:
Issue Dt:
06/26/2018
Application #:
15099275
Filing Dt:
04/14/2016
Publication #:
Pub Dt:
08/11/2016
Title:
Secure Boot Sequence for Selectively Disabling Configurable Communication Paths of a Multiprocessor Fabric
44
Patent #:
Issue Dt:
08/01/2017
Application #:
15219095
Filing Dt:
07/25/2016
Publication #:
Pub Dt:
11/17/2016
Title:
Processing System With Interspersed Processors With Multi-Layer Interconnection
45
Patent #:
Issue Dt:
06/26/2018
Application #:
15253372
Filing Dt:
08/31/2016
Publication #:
Pub Dt:
12/22/2016
Title:
CLOCK DISTRIBUTION NETWORK FOR MULTI-FREQUENCY MULTI-PROCESSOR SYSTEMS
46
Patent #:
Issue Dt:
10/30/2018
Application #:
15276370
Filing Dt:
09/26/2016
Publication #:
Pub Dt:
01/12/2017
Title:
Real Time Analysis and Control for a Multiprocessor System
47
Patent #:
Issue Dt:
06/23/2020
Application #:
15390910
Filing Dt:
12/27/2016
Publication #:
Pub Dt:
06/29/2017
Title:
Processor Instructions to Accelerate FEC Encoding and Decoding
48
Patent #:
Issue Dt:
01/22/2019
Application #:
15437343
Filing Dt:
02/20/2017
Publication #:
Pub Dt:
06/08/2017
Title:
MULTIPROCESSOR SYSTEM WITH IMPROVED SECONDARY INTERCONNECTION NETWORK
49
Patent #:
Issue Dt:
06/05/2018
Application #:
15631925
Filing Dt:
06/23/2017
Publication #:
Pub Dt:
10/05/2017
Title:
Processing System With Interspersed Processors With Multi-Layer Interconnection
50
Patent #:
Issue Dt:
06/18/2019
Application #:
15852632
Filing Dt:
12/22/2017
Publication #:
Pub Dt:
07/05/2018
Title:
Scrambling Sequence Design for Multi-Mode Block Discrimination on DCI Blind Detection
51
Patent #:
Issue Dt:
08/13/2019
Application #:
15852761
Filing Dt:
12/22/2017
Publication #:
Pub Dt:
07/05/2018
Title:
Scrambling Sequence Design for Embedding UE ID into Frozen Bits for DCI Blind Detection
52
Patent #:
Issue Dt:
03/17/2020
Application #:
15872421
Filing Dt:
01/16/2018
Publication #:
Pub Dt:
05/24/2018
Title:
Multiprocessor Programming Toolkit for Design Reuse
53
Patent #:
Issue Dt:
10/23/2018
Application #:
15959012
Filing Dt:
04/20/2018
Publication #:
Pub Dt:
08/23/2018
Title:
PATH SORT TECHNIQUES IN A POLAR CODE SUCCESSIVE CANCELLATION LIST DECODER
54
Patent #:
Issue Dt:
03/17/2020
Application #:
15972752
Filing Dt:
05/07/2018
Publication #:
Pub Dt:
11/08/2018
Title:
Enhanced Polarization Weighting to Enable Scalability in Polar Code Bit Distribution
55
Patent #:
Issue Dt:
01/22/2019
Application #:
15986701
Filing Dt:
05/22/2018
Publication #:
Pub Dt:
09/20/2018
Title:
Processing System With Interspersed Processors With Multi-Layer Interconnection
56
Patent #:
Issue Dt:
06/16/2020
Application #:
15996709
Filing Dt:
06/04/2018
Publication #:
Pub Dt:
09/27/2018
Title:
Secure Boot Sequence for Selectively Disabling Configurable Communication Paths of a Multiprocessor Fabric
57
Patent #:
Issue Dt:
01/14/2020
Application #:
16055380
Filing Dt:
08/06/2018
Publication #:
Pub Dt:
02/14/2019
Title:
Scrambling Sequence Design for Multi-Mode Block Discrimination on DCI Blind Detection
58
Patent #:
Issue Dt:
12/31/2019
Application #:
16252904
Filing Dt:
01/21/2019
Publication #:
Pub Dt:
05/23/2019
Title:
Processing System With Interspersed Processors With Multi-Layer Interconnection
59
Patent #:
Issue Dt:
02/11/2020
Application #:
16459072
Filing Dt:
07/01/2019
Publication #:
Pub Dt:
10/24/2019
Title:
Scrambling Sequence Design for Embedding Receiver ID into Frozen Bits for Blind Detection
60
Patent #:
Issue Dt:
07/13/2021
Application #:
16737021
Filing Dt:
01/08/2020
Publication #:
Pub Dt:
06/18/2020
Title:
ENHANCED POLARIZATION WEIGHTING TO ENABLE SCALABILITY IN POLAR CODE BIT DISTRIBUTION
Assignor
1
Exec Dt:
12/23/2022
Assignee
1
777 POST OAK BLVD SUITE 430
HOUSTON, TEXAS 77056
Correspondence name and address
BAKER BOTTS L.L.P.
910 LOUISIANA STREET
HOUSTON, TX 77002

Search Results as of: 09/23/2024 03:06 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT