USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	015460/0315			Pages:	3
		Recorded:	12/14/2004
Attorney Dkt #:	ZRAN.000XX0
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 13

Patent #:	5535327	Issue Dt:	07/09/1996	Application #:	08505557	Filing Dt:	07/21/1995
Title:	METHOD AND APPARATUS FOR COMMUNICATING FORMATTED DATA FROM A MENU STORAGE DEVICE TO A HOST COMPUTER

Patent #:	5946712	Issue Dt:	08/31/1999	Application #:	08869083	Filing Dt:	06/04/1997
Title:	APPARATUS AND METHOD FOR READING DATA FROM SYNCHRONOUS MEMORY

Patent #:	6002407	Issue Dt:	12/14/1999	Application #:	08991886	Filing Dt:	12/16/1997
Title:	NOVEL CACHE MEMORY AND METHOD FOR USE IN GENERATING COMPUTER GRAPHIC TEXTURE

Patent #:	6005811	Issue Dt:	12/21/1999	Application #:	09026886	Filing Dt:	02/19/1998
Title:	METHOD FOR OPERATING A MEMORY

Patent #:	6184887	Issue Dt:	02/06/2001	Application #:	09052523	Filing Dt:	03/30/1998
Title:	METHOD AND APPARATUS FOR CLAMPING IMAGE GRADIENTS

Patent #:	6275836	Issue Dt:	08/14/2001	Application #:	09094528	Filing Dt:	06/12/1998
Title:	INTERPOLATION FILTER AND METHOD FOR SWITCHING BETWEEN INTEGER AND FRACTIONAL INTERPOLATION RATES

Patent #:	6161118	Issue Dt:	12/12/2000	Application #:	09096782	Filing Dt:	06/12/1998
Title:	DIGITAL COMB FILTER HAVING A CASCADED INTEGRATOR STAGE WITH ADJUSTABLE GAIN

Patent #:	6057793	Issue Dt:	05/02/2000	Application #:	09097141	Filing Dt:	06/12/1998
Title:	DIGITAL DECIMATION FILTER AND METHOD FOR ACHIEVING FRACTIONAL DATA RATE REDUCTION WITH MINIMAL HARDWARE OR SOFTWARE OVERHEAD

Patent #:	6324598	Issue Dt:	11/27/2001	Application #:	09228474	Filing Dt:	01/11/1999
Title:	SOFTWARE ENLARGED TAG REGISTER AND METHOD THEREOF FOR NOTING THE COMPLETION OF A DMA TRANSFER WITHIN A CHAIN OF DMA TRANSFERS

Patent #:	6324599	Issue Dt:	11/27/2001	Application #:	09228477	Filing Dt:	01/11/1999
Title:	COMPUTER SYSTEM AND METHOD FOR TRACKING DMA TRANSFERRED DATA WITHIN A READ-AHEAD LOCAL BUFFER WITHOUT INTERRUPTING THE HOST PROCESSOR

Patent #:	6545686	Issue Dt:	04/08/2003	Application #:	09241596	Filing Dt:	02/02/1999
Title:	NOVEL CACHE MEMORY AND METHOD FOR USE IN GENERATING COMPUTER GRAPHICS TEXTURE

Patent #:	6125077	Issue Dt:	09/26/2000	Application #:	09294576	Filing Dt:	04/20/1999
Title:	APPARATUS AND METHOD FOR PROVIDING A QUIET TIME BEFORE ANALOG SIGNAL SAMPLING IN A MIXED SIGNAL INTEGRATED CIRCUIT EMPLOYING SYNCHRONOUS AND ASYNCHRONOUS CLOCKING

Patent #:	6072745	Issue Dt:	06/06/2000	Application #:	09418111	Filing Dt:	10/14/1999
Title:	METHOD FOR OPERATING A MEMORY

Assignor

Exec Dt:

12/09/2004

Assignee

1390 KIFER ROAD

SUNNYVALE, CALIFORNIA 94086

Correspondence name and address
	PARSONS HSUE & DE RUNTZ LLP
	GERALD P. PARSONS
	655 MONTGOMERY STREET, SUITE 1800
	SAN FRANCISCO, CA 94111

Search Results as of: 06/20/2024 03:31 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6