Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 045555/0317 | |
| Pages: | 5 |
| | Recorded: | 04/16/2018 | | |
| Attorney Dkt #: | 075803.000017-1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2018
|
Application #:
|
15134510
|
Filing Dt:
|
04/21/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2016
| | | | |
|
Title:
|
Prioritising of Instruction Fetching in Microprocessor Systems
|
|
|
Assignee
|
|
|
|
|
| 3201 SCOTT BLVD. |
| SANTA CLARA, CALIFORNIA 95054 |
|
|
Correspondence name and address
|
| |
VORYS, SATER, SEYMOUR AND PEASE LLP
|
| |
1909 K STREET, N.W.
|
| |
9TH FLOOR
|
| |
WASHINGTON, DC 20006
|
Search Results as of:
09/27/2024 09:49 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
