Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 005798/0318 | |
| Pages: | 2 |
| | Recorded: | 08/05/1991 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST. |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1993
|
Application #:
|
07710075
|
Filing Dt:
|
06/04/1991
|
Title:
|
A CACHE MEMORY INTEGRATED CIRCUIT FOR USE WITH A SYNCHRONOUS CENTRAL PROCESSOR BUS AND AN ASYNCHRONONOUS MEMORY BUS
|
|
Assignee
|
|
|
A CORPORATION OF DE |
3065 BOWERS AVE., |
SANTA CLARA, CALIFORNIA 95051 |
|
Correspondence name and address
|
|
BLAKELY SOKOLOFF
|
|
TAYLOR & ZAFMAN
|
|
1240 WILSHIRE BLVD., 7TH FL.
|
|
LOS ANGELES, CA 90025
|
Search Results as of:
06/21/2024 10:27 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|