Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 023737/0321 | |
| Pages: | 7 |
| | Recorded: | 01/05/2010 | | |
Attorney Dkt #: | LSI.183US01 (06-2243) |
Conveyance: | MERGER (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11728366
|
Filing Dt:
|
03/26/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
GENERIC METHODOLOGY TO SUPPORT CHIP LEVEL INTEGRATION OF IP CORE INSTANCE CONSTRAINTS IN INTEGRATED CIRCUITS
|
|
Assignee
|
|
|
1621 BARBER LANE |
MS D-105 |
MILPITAS, CALIFORNIA 95035 |
|
Correspondence name and address
|
|
COCHRAN FREUND & YOUNG LLC
|
|
2026 CARIBOU DRIVE
|
|
SUITE 201
|
|
FORT COLLINS, CO 80525
|
Search Results as of:
05/30/2024 01:47 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|