Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 016552/0327 | |
| Pages: | 7 |
| | Recorded: | 05/06/2005 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11124002
|
Filing Dt:
|
05/06/2005
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
Memory device and method having a data bypass path to allow rapid testing and calibration
|
|
Assignee
|
|
|
8000 SOUTH FEDERAL WAY |
P.O. BOX 6/ 83707-0006 |
BOISE, IDAHO 83716-9632 |
|
Correspondence name and address
|
|
DORSEY & WHITNEY LLP
|
|
EDWARD W. BULCHIS
|
|
SUITE 3400
|
|
1420 FIFTH AVENUE
|
|
SEATTLE, WA 98101
|
Search Results as of:
05/24/2024 03:49 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|