Total properties:
34
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
09516001
|
Filing Dt:
|
02/29/2000
|
Title:
|
LINK AGGREGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09533724
|
Filing Dt:
|
03/23/2000
|
Title:
|
Multi-stage lookup for translating between signals of different bit lengths
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
09559190
|
Filing Dt:
|
04/27/2000
|
Title:
|
PORT PACKET QUEUING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
09574621
|
Filing Dt:
|
05/19/2000
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING INPUT BACK PRESSURE IN AN OUTPUT BUFFERED SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
09624276
|
Filing Dt:
|
07/24/2000
|
Title:
|
METHOD AND APPARATUS FOR REDUCING POOL STARVATION IN A SHARED MEMORY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09652196
|
Filing Dt:
|
08/31/2000
|
Title:
|
METHOD AND APPARATUS FOR SEARCHING A FILTERING DATABASE WITH ONE SEARCH OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09725461
|
Filing Dt:
|
11/30/2000
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING LATENCY IN A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09804988
|
Filing Dt:
|
03/13/2001
|
Title:
|
METHOD AND APPARATUS FOR SELECTIVELY DISABLING LOGIC IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09892735
|
Filing Dt:
|
06/28/2001
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
Title:
|
SEARCHLINE CONTROL CIRCUIT AND POWER REDUCTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
10022932
|
Filing Dt:
|
12/18/2001
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
MULTI-STAGE LOOKUP FOR TRANSLATING BETWEEN SIGNALS OF DIFFERENT BIT LENGTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10258580
|
Filing Dt:
|
03/10/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
MATCHLINE SENSE CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
10337346
|
Filing Dt:
|
01/07/2003
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR SIMULTANEOUS DIFFERENTIAL DATA SENSING AND CAPTURE IN A HIGH SPEED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10337972
|
Filing Dt:
|
01/07/2003
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZATION OF ROW AND COLUMN ACCESS OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10444600
|
Filing Dt:
|
05/27/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR ACCELERATING RETRIEVAL OF DATA FROM A MEMORY SYSTEM WITH CACHE BY REDUCING LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10804182
|
Filing Dt:
|
03/19/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
HIGH SPEED DRAM ARCHITECTURE WITH UNIFORM ACCESS LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10946016
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZATION OF ROW AND COLUMN ACCESS OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
11101413
|
Filing Dt:
|
04/08/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
HIGH SPEED DRAM ARCHITECTURE WITH UNIFORM ACCESS LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
11269659
|
Filing Dt:
|
11/09/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
MATCHLINE SENSE CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11295492
|
Filing Dt:
|
12/07/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZATION OF ROW AND COLUMN ACCESS OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11323814
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING POOL STARVATION IN A SHARED MEMORY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11367589
|
Filing Dt:
|
03/06/2006
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
HIGH SPEED DRAM ARCHITECTURE WITH UNIFORM ACCESS LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11804381
|
Filing Dt:
|
05/18/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
PORT PACKET QUEUING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11844746
|
Filing Dt:
|
08/24/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZATION OF ROW AND COLUMN ACCESS OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12139007
|
Filing Dt:
|
06/13/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING POOL STARVATION IN A SHARED MEMORY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12249413
|
Filing Dt:
|
10/10/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
HIGH SPEED DRAM ARCHITECTURE WITH UNIFORM ACCESS LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
12366024
|
Filing Dt:
|
02/05/2009
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZATION OF ROW AND COLUMN ACCESS OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12623899
|
Filing Dt:
|
11/23/2009
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZATION OF ROW AND COLUMN ACCESS OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12775696
|
Filing Dt:
|
05/07/2010
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING POOL STARVATION IN A SHARED MEMORY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12878601
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZATION OF ROW AND COLUMN ACCESS OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13204145
|
Filing Dt:
|
08/05/2011
|
Publication #:
|
|
Pub Dt:
|
11/24/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING POOL STARVATION IN A SHARED MEMORY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13237202
|
Filing Dt:
|
09/20/2011
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
HIGH SPEED DRAM ARCHITECTURE WITH UNIFORM ACCESS LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13467399
|
Filing Dt:
|
05/09/2012
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
PORT PACKET QUEUING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14097614
|
Filing Dt:
|
12/05/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING POOL STARVATION IN A SHARED MEMORY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14794020
|
Filing Dt:
|
07/08/2015
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING POOL STARVATION IN A SHARED MEMORY SWITCH
|
|