|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09388696
|
Filing Dt:
|
09/02/1999
|
Title:
|
MULTI LEVEL SENSING OF NAND MEMORY CELLS BY EXTERNAL BIAS CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09389161
|
Filing Dt:
|
09/02/1999
|
Title:
|
1 TRANSISTOR CELL FOR EEPROM APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09390052
|
Filing Dt:
|
09/03/1999
|
Title:
|
FLASH MEMORY DEVICE AND FABRICATION METHOD HAVING A HIGH COUPLING RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09392675
|
Filing Dt:
|
09/08/1999
|
Title:
|
PROCESS FOR FABRICATING AN MNOS FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09399414
|
Filing Dt:
|
09/20/1999
|
Title:
|
PROCESS TO IMPROVE READ DISTURB FOR NAND FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09399526
|
Filing Dt:
|
09/20/1999
|
Title:
|
PROCESS TO REDUCE POST CYCLING PROGRAM VT DISPERSION FOR NAND FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09404078
|
Filing Dt:
|
09/23/1999
|
Title:
|
CONCURRENT ERASE VERIFY SCHEME FOR FLASH MEMORY APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09404080
|
Filing Dt:
|
09/23/1999
|
Title:
|
OPERATIONAL APPROACH FOR THE SUPPRESSION OF BI-DIRECTIONAL TUNNEL OXIDE STRESS OF A FLASH CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09404394
|
Filing Dt:
|
09/23/1999
|
Title:
|
SEMICONDUCTOR DEVICE WITH CONTACTS HAVING A SLOPED PROFILE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09404395
|
Filing Dt:
|
09/23/1999
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
METHOD AND SYSTEM FOR PROVIDING REDUCED-SIZED CONTACTS IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09408846
|
Filing Dt:
|
09/30/1999
|
Title:
|
READ OPERATION SCHEME FOR A HIGH-DENSITY, LOW VOLTAGE, AND SUPERIOR RELIABILITY NAND FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09409542
|
Filing Dt:
|
09/30/1999
|
Title:
|
METHOD AND APPARATUS FOR MEASURING SUBTHRESHOLD CURRENT IN A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09410512
|
Filing Dt:
|
09/30/1999
|
Title:
|
DUAL SOURCE SIDE POLYSILICON SELECT GATE STRUCTURE AND PROGRAMMING METHOD UTILIZING SINGLE TUNNEL OXIDE FOR NAND ARRAY FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09411169
|
Filing Dt:
|
10/01/1999
|
Title:
|
LOW THRESHOLD VOLTAGE DEVICE WITH CHARGE PUMP FOR REDUCING STANDBY CURRENT IN AN INTEGRATED CIRCUIT HAVING REDUCED SUPPLY VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09412278
|
Filing Dt:
|
10/05/1999
|
Title:
|
POST BARRIER METAL CONTACT IMPLANTATION TO MINIMIZE OUT DIFFUSION FOR NAND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09412544
|
Filing Dt:
|
10/05/1999
|
Title:
|
METHOD AND SYSTEM FOR REDUCING SHORT CHANNEL EFFECTS IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09413182
|
Filing Dt:
|
10/05/1999
|
Title:
|
BIT BY BIT APDE VERIFY FOR FLASH MEMORY APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09413621
|
Filing Dt:
|
10/06/1999
|
Title:
|
IN-SITU PROCESS FOR FABRICATING A SEMICONDUCTOR DEVICE WITH INTEGRAL REMOVAL OF ANTIREFLECTION AND ETCH STOP LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09414750
|
Filing Dt:
|
10/06/1999
|
Title:
|
GLOBAL ERASE/PROGRAM VERIFICATION APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09416382
|
Filing Dt:
|
10/12/1999
|
Title:
|
METHOD FOR REMOVING ANTI-REFLECTIVE COATING LAYER USING PLASMA ETCH PROCESS BEFORE CONTACT CMP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09416389
|
Filing Dt:
|
10/12/1999
|
Title:
|
METHOD FOR REMOVING ANTI-REFLECTIVE COATING LAYER USING PLASMA ETCH PROCESS AFTER CONTACT CMP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09416563
|
Filing Dt:
|
10/12/1999
|
Title:
|
MULTIPLE BYTE CHANNEL HOT ELECTRON PROGRAMMING USING RAMPED GATE AND SOURCE BIAS VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09417130
|
Filing Dt:
|
10/13/1999
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH REDUCED MASKING AND WITHOUT ARC LOSS IN PERIPHERAL CIRCUITRY REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09417131
|
Filing Dt:
|
10/13/1999
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH REDUCED ARC LOSS IN PERIPHERAL CIRCUITRY REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09417132
|
Filing Dt:
|
10/13/1999
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITHOUT ARC LOSS IN PERIPHERAL CIRCUIT REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09417273
|
Filing Dt:
|
10/13/1999
|
Title:
|
CIRCUIT IMPLEMENTATION TO QUENCH BIT LINE LEAKAGE CURRENT IN PROGRAMMING AND OVER-ERASE CORRECTION MODES IN FLASH EEPROM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09417731
|
Filing Dt:
|
10/14/1999
|
Title:
|
DISTRIBUTING CFI DEVICES IN EXISTING DECODERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09417732
|
Filing Dt:
|
10/14/1999
|
Title:
|
METHOD AND SYSTEM FOR BI-DIRECTIONAL VOLTAGE REGULATION DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09419695
|
Filing Dt:
|
10/14/1999
|
Title:
|
METHOD AND SYSTEM FOR SAVING OVERHEAD PROGRAM TIME IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09420209
|
Filing Dt:
|
10/18/1999
|
Title:
|
PROGRAMMABLE CURRENT SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09420220
|
Filing Dt:
|
10/18/1999
|
Title:
|
NITRIDE PLUG TO REDUCE GATE EDGE LIFTING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09420535
|
Filing Dt:
|
10/19/1999
|
Title:
|
OTP SECTOR DOUBLE PROTECTION FOR A SIMULTANEOUS OPERATION FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09420687
|
Filing Dt:
|
10/19/1999
|
Title:
|
ONO ETCH USING CL2/HE CHEMISTRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09421105
|
Filing Dt:
|
10/19/1999
|
Title:
|
SECTOR WRITE PROTECT CAMS FOR A SIMULTANEOUS OPERATION FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09421142
|
Filing Dt:
|
10/19/1999
|
Title:
|
LATCHING CAM DATA IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09421151
|
Filing Dt:
|
10/19/1999
|
Title:
|
SOURCE BIAS COMPENSATION FOR PAGE MODE READ OPERATION IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09421470
|
Filing Dt:
|
10/19/1999
|
Title:
|
ARRAY VT MODE IMPLEMENTATION FOR A SIMULTANEOUS OPERATION FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09421471
|
Filing Dt:
|
10/19/1999
|
Title:
|
OUTPUT SWITCHING IMPLEMENTATION FOR A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09421757
|
Filing Dt:
|
10/19/1999
|
Title:
|
WRITE PROTECT INPUT IMPLEMENTATION FOR A SIMULTANEOUS OPERATION FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09421758
|
Filing Dt:
|
10/19/1999
|
Title:
|
MULTIPLE PURPOSE BUS FOR A SIMULTANEOUS OPERATION FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09421762
|
Filing Dt:
|
10/19/1999
|
Title:
|
SEPARATE OUTPUT POWER SUPPLY TO REDUCE OUTPUT NOISE FOR A SIMULTANEOUS OPERATION FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09421774
|
Filing Dt:
|
10/19/1999
|
Title:
|
COMMON FLASH INTERFACE IMPLEMENTATION FOR A SIMULTANEOUS OPERATION FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09421775
|
Filing Dt:
|
10/19/1999
|
Title:
|
REFERENCE CELL BITLINE PATH ARCHITECTURE FOR A SIMULTANEOUS OPERATION FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09421776
|
Filing Dt:
|
10/19/1999
|
Title:
|
ADDRESS TRANSISTION DETECT TIMING ARCHITECTURE FOR A SIMULTANEOUS OPERATION FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09421984
|
Filing Dt:
|
10/19/1999
|
Title:
|
REFERENCE CELL FOUR-WAY SWITCH FOR A SIMULTANEOUS OPERATION FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09421985
|
Filing Dt:
|
10/19/1999
|
Title:
|
LOW VOLTAGE READ CASCODE FOR 2V/3V AND DIFFERENT BANK COMBINATIONS WITHOUT METAL OPTIONS FOR A SIMULTANEOUS OPERATION FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09422198
|
Filing Dt:
|
10/19/1999
|
Title:
|
SENSE AMPLIFIER ARCHITECTURE FOR SLIDING BANKS FOR A SIMULTANEOUS OPERATION FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09422199
|
Filing Dt:
|
10/19/1999
|
Title:
|
OUTPUT MULTIPLEXING IMPLEMENTATION FOR A SIMULTANEOUS OPERATION FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09426205
|
Filing Dt:
|
10/25/1999
|
Title:
|
PROCESS FOR FABRICATING A BIT-LINE IN A MONOS DEVICE USING A DUAL LAYER HARD MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09426239
|
Filing Dt:
|
10/25/1999
|
Title:
|
METHOD TO GENERATE A MONOS TYPE FLASH CELL USING POLYCRYSTALLINE SILICON AS AN ONO TOP LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09426240
|
Filing Dt:
|
10/25/1999
|
Title:
|
PROCESS FOR FABRICATING AN ONO FLOATING-GATE ELECTRODE IN A TWO-BIT EEPROM DEVICE USING RAPID-THERMAL-CHEMICAL-VAPOR-DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09426255
|
Filing Dt:
|
10/25/1999
|
Title:
|
METHOD OF USING SOURCE/DRAIN NITRIDE FOR PERIPHERY FIELD OXIDE AND BIT-LINE OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09426427
|
Filing Dt:
|
10/25/1999
|
Title:
|
METHOD OF FABRICATING A MONOS FLASH CELL USING SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09426430
|
Filing Dt:
|
10/25/1999
|
Title:
|
METHOD OF FABRICATING AN ONO DIELECTRIC BY NITRIDATION FOR MNOS MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09426672
|
Filing Dt:
|
10/25/1999
|
Title:
|
HIGH TEMPERATURE OXIDE DEPOSITION PROCESS FOR FABRICATING AN ONO FLOATING-GATE ELECTRODE IN A TWO BIT EEPROM DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09426743
|
Filing Dt:
|
10/25/1999
|
Title:
|
PROCESS FOR FORMING A BIT-LINE IN A MONOS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09427402
|
Filing Dt:
|
10/25/1999
|
Title:
|
INTEGRATED METHOD BY USING HIGH TEMPERATURE OXIDE FOR TOP OXIDE AND PERIPHERY GATE OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09427404
|
Filing Dt:
|
10/25/1999
|
Title:
|
PROCESS FOR FABRICATING A BIT-LINE USING BURIED DIFFUSION ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09427406
|
Filing Dt:
|
10/25/1999
|
Title:
|
METHOD OF BITLINE SHIELDING IN CONJUNCTION WITH A PRECHARGING SCHEME FOR NAND-BASED FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09429244
|
Filing Dt:
|
10/28/1999
|
Title:
|
METHOD AND SYSTEM FOR PROVIDINNG A POLYSILICON STRINGER MONITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09429722
|
Filing Dt:
|
10/29/1999
|
Title:
|
PROCESS FOR FABRICATING HIGH DENSITY MEMORY CELLS USING A METALLIC HARD MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09430336
|
Filing Dt:
|
10/29/1999
|
Title:
|
BIASING SCHEME TO REDUCE STRESS ON NON-SELECTED CELLS DURING READ
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
09430366
|
Filing Dt:
|
10/28/1999
|
Title:
|
METHOD OF MAKING A MEMORY CELL WITH POLISHED INSULATOR LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09430410
|
Filing Dt:
|
10/29/1999
|
Title:
|
SOLID-SOURCE DOPING FOR SOURCE/DRAIN TO ELIMINATE IMPLANT DAMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09430493
|
Filing Dt:
|
10/29/1999
|
Title:
|
PROCESS FOR FABRICATING HIGH DENSITY MEMORY CELLS USING A POLYSILICON HARD MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09430765
|
Filing Dt:
|
10/29/1999
|
Title:
|
METHOD FOR FORMING FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09430845
|
Filing Dt:
|
11/01/1999
|
Title:
|
DUAL WIDTH CONTACT FOR CHARGE GAIN REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09430848
|
Filing Dt:
|
11/01/1999
|
Title:
|
SPACER NARROWED, DUAL WIDTH CONTACT FOR CHARGE GAIN REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09431296
|
Filing Dt:
|
10/29/1999
|
Title:
|
FLASH MEMORY WORDLINE TRACKING ACROSS WHOLE CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09433037
|
Filing Dt:
|
10/25/1999
|
Title:
|
NITRIDATION PROCESS FOR FABRICATING AN ONO FLOATING-GATE ELECTRODE IN A TWO-BIT EEPROM DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09433041
|
Filing Dt:
|
10/25/1999
|
Title:
|
PROCESS FOR FABRICATING AN ONO STRUCTURE HAVING A SILICON-RICH SILICON NITRIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09433186
|
Filing Dt:
|
10/25/1999
|
Title:
|
PROCESS FOR FABRICATING AN ONO STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09433187
|
Filing Dt:
|
10/25/1999
|
Title:
|
PRECHARGING MECHANISM AND METHOD FOR NAND-BASED FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09436503
|
Filing Dt:
|
11/09/1999
|
Title:
|
DOUBLE DENSITY NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09440934
|
Filing Dt:
|
11/16/1999
|
Title:
|
SEMICONDUCTOR ISOLATION PROCESS TO MINIMIZE WEAK OXIDE PROBLEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09461376
|
Filing Dt:
|
12/15/1999
|
Title:
|
BIASING METHOD AND STRUCTURE FOR REDUCING BAND-TO-BAND AND/OR AVALANCHE CURRENTS DURING THE ERASE OF FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09470568
|
Filing Dt:
|
12/22/1999
|
Title:
|
FULLY RECESSED SEMICONDUCTOR METHOD FOR LOW POWER APPLICATIONS WITH SINGLE WRAP AROUND BURIED DRAIN REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09476121
|
Filing Dt:
|
01/03/2000
|
Title:
|
METHODS AND ARRANGEMENTS FOR FORMING A FLOATING GATE IN NON-VOLATILE MEMORY SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09476584
|
Filing Dt:
|
01/03/2000
|
Title:
|
USE OF ETCH TO BLUNT GATE CORNERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09476906
|
Filing Dt:
|
01/03/2000
|
Title:
|
DEPOSITED SCREEN OXIDE FOR REDUCING GATE EDGE LIFTING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09478864
|
Filing Dt:
|
01/07/2000
|
Title:
|
METHOD AND SYSTEM FOR USING A SPACER TO OFFSET IMPLANT DAMAGE AND REDUCE LATERAL DIFFUSION IN FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09480868
|
Filing Dt:
|
01/10/2000
|
Title:
|
NONLINEAR STEPPED PROGRAMMING VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09483176
|
Filing Dt:
|
01/13/2000
|
Title:
|
METHOD AND SYSTEM FOR PROCESSING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09483557
|
Filing Dt:
|
01/14/2000
|
Title:
|
Integrated circuit incorporating a memory cell and a transistor elevated above an insulating base
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09487073
|
Filing Dt:
|
01/19/2000
|
Title:
|
Process for fabricating an eeprom device having a pocket substrate region
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09487922
|
Filing Dt:
|
01/19/2000
|
Title:
|
Process for fabricating a semiconductor device having a graded junction
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09487964
|
Filing Dt:
|
01/18/2000
|
Title:
|
CHARGE GAIN/CHARGE LOSS JUNCTION LEAKAGE PREVENTION FOR FLASH TECHNOLOGY BY USING DOUBLE ISOLATION/CAPPING LAYER BETWEEN LIGHTLY DOPED DRAIN AND GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09489232
|
Filing Dt:
|
01/21/2000
|
Title:
|
High speed charging of core cell drain lines in a memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09490340
|
Filing Dt:
|
01/24/2000
|
Title:
|
Distributed voltage charge circuits to reduce sensing time in a memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09490351
|
Filing Dt:
|
01/24/2000
|
Title:
|
METHOD TO PROVIDE A REDUCED CONSTANT E-FIELD DURING ERASE OF EEPROMS FOR RELIABILITY IMPROVEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09490352
|
Filing Dt:
|
01/24/2000
|
Title:
|
Background correction for charge gain and loss
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09490353
|
Filing Dt:
|
01/24/2000
|
Title:
|
Reduction of oxide stress through the use of forward biased body voltage
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09491457
|
Filing Dt:
|
01/26/2000
|
Title:
|
NOVEL NITRIDATION BARRIERS FOR NITRIDATED TUNNEL OXIDE FOR CIRCUITRY FOR FLASH TECHNOLOGY AND FOR LOCOS/STI ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
09492243
|
Filing Dt:
|
01/27/2000
|
Title:
|
METHOD AND APPARATUS FOR IMPROVED PERFORMANCE OF FLASH MEMORY CELL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09492353
|
Filing Dt:
|
01/27/2000
|
Title:
|
Two bit flash cell with two floating gate regions
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09492931
|
Filing Dt:
|
01/27/2000
|
Title:
|
NITRIDATED TUNNEL OXIDE BARRIERS FOR FLASH MEMORY TECHOLOGY CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09493436
|
Filing Dt:
|
01/29/2000
|
Title:
|
METHOD FOR FORMING SELF-ALIGNED CONTACTS AND INTERCONNECTION LINES USING DUAL DAMASCENE TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09495213
|
Filing Dt:
|
01/31/2000
|
Title:
|
Nitridization of the pre-ddi screen oxide
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09495214
|
Filing Dt:
|
01/31/2000
|
Title:
|
Method to reduce read gate disturb for flash eeprom application
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09495215
|
Filing Dt:
|
01/31/2000
|
Title:
|
APDE scheme for flash memory application
|
|