Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 023293/0339 | |
| Pages: | 2 |
| | Recorded: | 09/28/2009 | | |
Attorney Dkt #: | J-09-0344 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12518793
|
Filing Dt:
|
10/05/2009
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
LOGIC CIRCUIT, ADDRESS DECODER CIRCUIT AND SEMICONDUCTOR MEMORY
|
|
Assignee
|
|
|
7-1, SHIBA 5-CHOME, MINATO-KU |
TOKYO, JAPAN |
|
Correspondence name and address
|
|
JANICE BOND
|
|
6535 N. STATE HWY 161
|
|
IRVING, TX 75039
|
Search Results as of:
10/31/2024 07:34 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|