Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 036400/0341 | |
| Pages: | 7 |
| | Recorded: | 08/24/2015 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
8
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09730977
|
Filing Dt:
|
12/05/2000
|
|
Title:
|
APPARATUS AND METHOD OF DYNAMIC AND DETERMINISTIC CHANGES IN CLOCK FREQUENCY FOR LOWER POWER CONSUMPTION WHILE MAINTAINING FAST INTERRUPT HANDLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
09748098
|
Filing Dt:
|
12/21/2000
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
INSTRUCTION-LEVEL MULTITHREADING ACCORDING TO A PREDETERMINED FIXED SCHEDULE IN AN EMBEDDED PROCESSOR USING ZERO-TIME CONTEXT SWITCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
09888212
|
Filing Dt:
|
06/22/2001
|
|
Title:
|
UNIVERSAL SERIALIZER/DESERIALIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
09888295
|
Filing Dt:
|
06/22/2001
|
|
Title:
|
FIXED LENGTH MEMORY TO MEMORY ARITHMETIC AND ARCHITECTURE FOR A COMMUNICATIONS EMBEDDED PROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
09888296
|
Filing Dt:
|
06/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR READING AND WRITING A THREAD STATE IN A MULTITHREADED CENTRAL PROCESSING UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10263068
|
Filing Dt:
|
10/01/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR INSTRUCTION LEVEL MULTITHREADING SCHEDULING IN A EMBEDDED PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10360128
|
Filing Dt:
|
02/07/2003
|
|
Title:
|
SOFTWARE INPUT/OUTPUT USING HARD REAL TIME THREADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11402089
|
Filing Dt:
|
04/10/2006
|
|
Title:
|
FIXED LENGTH MEMORY TO MEMORY ARITHMETIC AND ARCHITECTURE FOR DIRECT MEMORY ACCESS USING FIXED LENGTH INSTRUCTIONS
|
|
|
Assignee
|
|
|
|
|
| PO BOX 722112 |
| SAN DIEGO, CALIFORNIA 92172 |
|
|
Correspondence name and address
|
| |
THOMAS THIBAULT
|
| |
PO BOX 722112
|
| |
SAN DIEGO, CA 92172
|
Search Results as of:
06/20/2024 03:40 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
