Total properties:
95
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
11133716
|
Filing Dt:
|
05/20/2005
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
METHOD FOR OPERATING AN INTEGRATED CIRCUIT HAVING A RESISTIVITY CHANGING MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11204569
|
Filing Dt:
|
08/16/2005
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
A MEMORY DEVICE INCLUDING ELECTRICAL CIRCUIT CONFIGURED TO PROVIDE REVERSIBLE BIAS ACROSS THE PMC MEMORY CELL TO PERFORM ERASE AND WRITE FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11209424
|
Filing Dt:
|
08/23/2005
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
MEMORY HAVING CBRAM MEMORY CELLS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11215443
|
Filing Dt:
|
08/30/2005
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
RESISTIVE MEMORY ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11341902
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
INTEGRATED SEMICONDUCTOR MEMORY WITH AN ARRANGEMENT OF NONVOLATILE MEMORY CELLS, AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
11492305
|
Filing Dt:
|
07/25/2006
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
MEMORY CELLS WITH AN ANODE COMPRISING INTERCALATING MATERIAL AND METAL SPECIES DISPERSED THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11688556
|
Filing Dt:
|
03/20/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
RESISTIVE MEMORY ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11737236
|
Filing Dt:
|
04/19/2007
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
NOR AND NAND MEMORY ARRANGEMENT OF RESISTIVE MEMORY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11841591
|
Filing Dt:
|
08/20/2007
|
Publication #:
|
|
Pub Dt:
|
12/06/2007
| | | | |
Title:
|
READ, WRITE, AND ERASE CIRCUIT FOR PROGRAMMABLE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
12026259
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
A MEMORY DEVICE INCLUDING ELECTRICAL CIRCUIT CONFIGURED TO PROVIDE REVERSIBLE BIAS ACROSS THE PMC MEMORY CELL TO PERFORM ERASE AND WRITE FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12508212
|
Filing Dt:
|
07/23/2009
|
Title:
|
INTEGRATED CIRCUITS HAVING PROGRAMMABLE METALLIZATION CELLS (PMCS) AND OPERATING METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12566790
|
Filing Dt:
|
09/25/2009
|
Title:
|
VARIABLE IMPEDANCE MEMORY DEVICE HAVING SIMULTANEOUS PROGRAM AND ERASE, AND CORRESPONDING METHODS AND CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12629531
|
Filing Dt:
|
12/02/2009
|
Title:
|
RECONFIGURABLE MEMORY ARRAYS HAVING PROGRAMMABLE IMPEDANCE ELEMENTS AND CORRESPONDING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12767552
|
Filing Dt:
|
04/26/2010
|
Title:
|
Conducting Bridge Random Access Memory (CBRAM) Device Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12767732
|
Filing Dt:
|
04/26/2010
|
Title:
|
PROGRAMMABLE IMPEDANCE ELEMENT CIRCUITS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12802506
|
Filing Dt:
|
06/07/2010
|
Title:
|
PMC-BASED NON-VOLATILE CAM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12913565
|
Filing Dt:
|
10/27/2010
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
METHOD FOR PRODUCING MEMORY HAVING A SOLID ELECTROLYTE MATERIAL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12980752
|
Filing Dt:
|
12/29/2010
|
Title:
|
METHODS AND CIRCUITS FOR TEMPERATURE VARYING WRITE OPERATIONS OF PROGRAMMABLE IMPEDANCE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13114192
|
Filing Dt:
|
05/24/2011
|
Title:
|
CIRCUITS AND METHODS HAVING PROGRAMMABLE IMPEDANCE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13157713
|
Filing Dt:
|
06/10/2011
|
Title:
|
CIRCUITS HAVING PROGRAMMABLE IMPEDANCE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
13242391
|
Filing Dt:
|
09/23/2011
|
Title:
|
PROGRAMMABLE IMPEDANCE ELEMENTS AND DEVICES THAT INCLUDE SUCH ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13242854
|
Filing Dt:
|
09/23/2011
|
Title:
|
VARIABLE IMPEDANCE MEMORY DEVICE STRUCTURE AND METHOD OF MANUFACTURE INCLUDING PROGRAMMABLE IMPEDANCE MEMORY CELLS AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13315652
|
Filing Dt:
|
12/09/2011
|
Title:
|
MEMORY DEVICES, CIRCUITS AND METHODS HAVING DATA VALUES BASED ON DYNAMIC CHANGE IN MATERIAL PROPERTY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
13336642
|
Filing Dt:
|
12/23/2011
|
Title:
|
RESISTIVE MEMORY DEVICES, CIRCUITS AND METHODS HAVING READ CURRENT LIMITING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
13337004
|
Filing Dt:
|
12/23/2011
|
Title:
|
METHODS OF PROGRAMMING AND ERASING PROGRAMMABLE METALLIZATION CELLS (PMCS)
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13346749
|
Filing Dt:
|
01/10/2012
|
Publication #:
|
|
Pub Dt:
|
05/03/2012
| | | | |
Title:
|
MEMORY CELL DEVICE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13408367
|
Filing Dt:
|
02/29/2012
|
Title:
|
MEMORY DEVICES AND METHODS FOR READ AND WRITE OPERATION TO MEMORY ELEMENTS HAVING DYNAMIC CHANGE IN PROPERTY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13437906
|
Filing Dt:
|
04/02/2012
|
Title:
|
CIRCUITS AND METHODS FOR PLACING PROGRAMMABLE IMPEDANCE MEMORY ELEMENTS IN HIGH IMPEDANCE STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13464926
|
Filing Dt:
|
05/04/2012
|
Title:
|
MEMORY DEVICES, ARCHITECTURES AND METHODS FOR MEMORY ELEMENTS HAVING DYNAMIC CHANGE IN PROPERTY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
13470030
|
Filing Dt:
|
05/11/2012
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
METHOD OF OPERATING A RESISTIVE MEMORY DEVICE WITH A RAMP-UP/RAMP-DOWN PROGRAM/ERASE PULSE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13470286
|
Filing Dt:
|
05/12/2012
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
CONTACT STRUCTURE AND METHOD FOR VARIABLE IMPEDANCE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
13517653
|
Filing Dt:
|
06/14/2012
|
Title:
|
Resistive Switching Devices Having A Buffer Layer and Methods of Formation Thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13545792
|
Filing Dt:
|
07/10/2012
|
Title:
|
METHODS OF PROGRAMMING AND ERASING PROGRAMMABLE METALLIZATION CELLS (PMCs)
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13545958
|
Filing Dt:
|
07/10/2012
|
Title:
|
PROGRAMMABLE MEMORY ELEMENTS, DEVICES AND METHODS HAVING PHYSICALLY LOCALIZED STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13548429
|
Filing Dt:
|
07/13/2012
|
Title:
|
PROGRAMMABLE WINDOW OF OPERATION FOR CBRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13548470
|
Filing Dt:
|
07/13/2012
|
Title:
|
CBRAM/RERAM WITH IMPROVED PROGRAM AND ERASE ALGORITHMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13558296
|
Filing Dt:
|
07/25/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
Resistive Switching Devices Having Alloyed Electrodes And Methods of Formation Thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13594756
|
Filing Dt:
|
08/24/2012
|
Title:
|
VARIABLE IMPEDANCE MEMORY DEVICE BIASING CIRCUITS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13603373
|
Filing Dt:
|
09/04/2012
|
Title:
|
MEMORY CELLS, DEVICES AND METHOD WITH DYNAMIC STORAGE ELEMENTS AND PROGRAMMABLE IMPEDANCE SHADOW ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13610690
|
Filing Dt:
|
09/11/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
RESISTIVE DEVICES AND METHODS OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13625518
|
Filing Dt:
|
09/24/2012
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
Title:
|
RESISTIVE SWITCHING MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13628385
|
Filing Dt:
|
09/27/2012
|
Title:
|
SAFEGUARDING DATA THROUGH AN SMT PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13647534
|
Filing Dt:
|
10/09/2012
|
Title:
|
PMC-BASED NON-VOLATILE CAM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
13657568
|
Filing Dt:
|
10/22/2012
|
Title:
|
PROGRAMMABLE IMPEDANCE ELEMENT CIRCUITS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13710329
|
Filing Dt:
|
12/10/2012
|
Title:
|
INTEGRATED CIRCUIT DEVICES AND SYSTEMS HAVING PROGRAMMABLE IMPEDANCE ELEMENTS WITH DIFFERENT RESPONSE TYPES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13743939
|
Filing Dt:
|
01/17/2013
|
Title:
|
VERIFY PULSE DELAY TO IMPROVE RESISTANCE WINDOW
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
13748470
|
Filing Dt:
|
01/23/2013
|
Title:
|
TWO TERMINAL RESISTIVE ACCESS DEVICES AND METHODS OF FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13757275
|
Filing Dt:
|
02/01/2013
|
Title:
|
REVERSE PROGRAM AND ERASE CYCLING ALGORITHMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13763461
|
Filing Dt:
|
02/08/2013
|
Title:
|
PRE-CONDITIONING CIRCUITS AND METHODS FOR PROGRAMMABLE IMPEDANCE ELEMENTS IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13767800
|
Filing Dt:
|
02/14/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
Resistive Switching Devices and Methods of Formation Thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
13793685
|
Filing Dt:
|
03/11/2013
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
SENSING DATA IN RESISTIVE SWITCHING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
13829941
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
RESISTIVE SWITCHING DEVICES HAVING A SWITCHING LAYER AND AN INTERMEDIATE ELECTRODE LAYER AND METHODS OF FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
13830315
|
Filing Dt:
|
03/14/2013
|
Title:
|
STORAGE ELEMENTS, STRUCTURES AND METHODS HAVING EDGELESS FEATURES FOR PROGRAMMABLE LAYER(S)
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
13846539
|
Filing Dt:
|
03/18/2013
|
Title:
|
SYSTEM ARCHITECTURE WITH MULTIPLE MEMORY TYPES, INCLUDING PROGRAMMABLE IMPEDANCE MEMORY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13850267
|
Filing Dt:
|
03/25/2013
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
SOLID ELECTROLYTE MEMORY ELEMENTS WITH ELECTRODE INTERFACE FOR IMPROVED PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
13851011
|
Filing Dt:
|
03/26/2013
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
SOLID ELECTROLYTE BASED MEMORY DEVICES AND METHODS HAVING ADAPTABLE READ THRESHOLD LEVELS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13859853
|
Filing Dt:
|
04/10/2013
|
Title:
|
TRIGGERED CELL ANNIHILATION FOR RESISTIVE SWITCHING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13862390
|
Filing Dt:
|
04/13/2013
|
Title:
|
CURRENT SOURCE CIRCUITS AND METHODS FOR MASS WRITE AND TESTING OF PROGRAMMABLE IMPEDANCE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
13909983
|
Filing Dt:
|
06/04/2013
|
Title:
|
COMMON PLATE SWITCHING REDUCTION IN RESISTIVE SWITCHING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13972718
|
Filing Dt:
|
08/21/2013
|
Publication #:
|
|
Pub Dt:
|
12/26/2013
| | | | |
Title:
|
MEMORY ELEMENTS AND METHODS WITH IMPROVED DATA RETENTION AND/OR ENDURANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
14197541
|
Filing Dt:
|
03/05/2014
|
Title:
|
APPLICATION OF RELAXATION VOLTAGE PULSES TO PROGRAMMBLE IMPEDANCE ELEMENTS DURING READ OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14217256
|
Filing Dt:
|
03/17/2014
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
Title:
|
NONVOLATILE MEMORY ELEMENTS HAVING CONDUCTIVE STRUCTURES WITH SEMIMETALS AND/OR SEMICONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14231729
|
Filing Dt:
|
03/31/2014
|
Title:
|
CIRCUITS HAVING PROGRAMMABLE IMPEDANCE ELEMENTS AND VERTICAL ACCESS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14256123
|
Filing Dt:
|
04/18/2014
|
Title:
|
RESISTIVE SWITCHING MEMORY DEVICE WITH DIODE SELECT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14281830
|
Filing Dt:
|
05/19/2014
|
Title:
|
CIRCUITS AND METHODS FOR PLACING PROGRAMMABLE IMPEDANCE MEMORY ELEMENTS IN HIGH IMPEDANCE STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14325119
|
Filing Dt:
|
07/07/2014
|
Title:
|
CAPACITOR ARRANGEMENTS USING A RESISTIVE SWITCHING MEMORY CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
14447322
|
Filing Dt:
|
07/30/2014
|
Title:
|
PROGRAMMABLE IMPEDANCE MEMORY ELEMENTS WITH LATERALLY EXTENDING CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14530460
|
Filing Dt:
|
10/31/2014
|
Title:
|
MEMORY CELLS WITH VERTICALLY INTEGRATED TUNNEL ACCESS DEVICE AND PROGRAMMABLE IMPEDANCE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14552250
|
Filing Dt:
|
11/24/2014
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
Title:
|
Resistive Switching Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14572646
|
Filing Dt:
|
12/16/2014
|
Title:
|
READ OPERATIONS AND CIRCUITS FOR MEMORY DEVICES HAVING PROGRAMMABLE ELEMENTS, INCLUDING PROGRAMMABLE RESISTANCE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14599654
|
Filing Dt:
|
01/19/2015
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
Resistive Devices and Methods of Operation Thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14663719
|
Filing Dt:
|
03/20/2015
|
Title:
|
VERIFY PULSE DELAY TO IMPROVE RESISTANCE WINDOW
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14686403
|
Filing Dt:
|
04/14/2015
|
Title:
|
PROTOTYPING INTEGRATED CIRCUIT DEVICES WITH PROGRAMMABLE IMPEDANCE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
14791416
|
Filing Dt:
|
07/04/2015
|
Title:
|
MEMORY DEVICES AND METHODS FOR STORING SINGLE DATA VALUE IN MULTIPLE PROGRAMMABLE RESISTANCE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14819014
|
Filing Dt:
|
08/05/2015
|
Title:
|
RESISTIVE SWITCHING MEMORY HAVING A RESISTOR, DIODE, AND SWITCH MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14861680
|
Filing Dt:
|
09/22/2015
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
Resistive Memory Device with Ramp-Up/Ramp-Down Program/Erase Pulse
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14868363
|
Filing Dt:
|
09/28/2015
|
Title:
|
SYSTEM ARCHITECTURES WITH DATA TRANSFER PATHS BETWEEN DIFFERENT MEMORY TYPES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
14875464
|
Filing Dt:
|
10/05/2015
|
Title:
|
WRITE PARAMETER SWITCHING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14927352
|
Filing Dt:
|
10/29/2015
|
Title:
|
METHODS FOR SETTING A RESISTANCE OF PROGRAMMABLE RESISTANCE MEMORY CELLS AND DEVICES INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2017
|
Application #:
|
14990550
|
Filing Dt:
|
01/07/2016
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
Title:
|
Resistive Switching Devices Having a Switching Layer and an Intermediate Electrode Layer and Methods of Formation Thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
15071567
|
Filing Dt:
|
03/16/2016
|
Title:
|
DUAL PROGRAM STATE CYCLING ALGORITHMS FOR RESISTIVE SWITCHING MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2019
|
Application #:
|
15143310
|
Filing Dt:
|
04/29/2016
|
Title:
|
PROGRAMMABLE IMPEDANCE MEMORY DEVICE AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
15155301
|
Filing Dt:
|
05/16/2016
|
Title:
|
METHODS OF MAKING MEMORY DEVICES WITH PROGRAMMABLE IMPEDANCE ELEMENTS AND VERTICALLY FORMED ACCESS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
15214224
|
Filing Dt:
|
07/19/2016
|
Title:
|
METHODS OF FABRICATING STORAGE ELEMENTS AND STRUCTURES HAVING EDGELESS FEATURES FOR PROGRAMMABLE LAYER(S)
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2019
|
Application #:
|
15480673
|
Filing Dt:
|
04/06/2017
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
MEMORY ELEMENTS HAVING CONDUCTIVE CAP LAYERS AND METHODS THEREFOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15650719
|
Filing Dt:
|
07/14/2017
|
Publication #:
|
|
Pub Dt:
|
02/01/2018
| | | | |
Title:
|
NONVOLATILE MEMORY ELEMENTS HAVING CONDUCTIVE STRUCTURES WITH SEMIMETALS AND/OR SEMICONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
15693360
|
Filing Dt:
|
08/31/2017
|
Title:
|
METHODS OF OPERATING INTEGRATED CIRCUIT DEVICES HAVING VOLATILE AND NONVOLATILE MEMORY PORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2021
|
Application #:
|
15746420
|
Filing Dt:
|
01/21/2018
|
Publication #:
|
|
Pub Dt:
|
07/19/2018
| | | | |
Title:
|
MEMORY DEVICE HAVING PROGRAMMABLE IMPEDANCE ELEMENTS WITH A COMMON CONDUCTOR FORMED BELOW BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2021
|
Application #:
|
16032012
|
Filing Dt:
|
07/10/2018
|
Title:
|
REFERENCE CIRCUITS AND METHODS FOR RESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
16188224
|
Filing Dt:
|
11/12/2018
|
Publication #:
|
|
Pub Dt:
|
11/14/2019
| | | | |
Title:
|
STATIC RANDOM ACCESS MEMORIES WITH PROGRAMMABLE IMPEDANCE ELEMENTS AND METHODS AND DEVICES INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2021
|
Application #:
|
16566402
|
Filing Dt:
|
09/10/2019
|
Publication #:
|
|
Pub Dt:
|
03/11/2021
| | | | |
Title:
|
MEMORY DEVICE WITH ADAPTIVE NOISE AND VOLTAGE SUPPRESSION DURING READ-WHILE-WRITE OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2022
|
Application #:
|
16571051
|
Filing Dt:
|
09/13/2019
|
Title:
|
PSEUDO PHYSICALLY UNCLONABLE FUNCTIONS (PUFS) USING ONE OR MORE ADDRESSABLE ARRAYS OF ELEMENTS HAVING RANDOM/PSEUDO-RANDOM VALUES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17510545
|
Filing Dt:
|
10/26/2021
|
Publication #:
|
|
Pub Dt:
|
04/27/2023
| | | | |
Title:
|
LOW POWER STANDBY MODE FOR MEMORY DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17601778
|
Filing Dt:
|
10/06/2021
|
Publication #:
|
|
Pub Dt:
|
05/19/2022
| | | | |
Title:
|
MEMORY-BASED VECTOR-MATRIX MULTIPLICATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17879904
|
Filing Dt:
|
08/03/2022
|
Publication #:
|
|
Pub Dt:
|
03/23/2023
| | | | |
Title:
|
CBRAM BOTTOM ELECTRODE STRUCTURES
|
|