Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 016738/0357 | |
| Pages: | 4 |
| | Recorded: | 07/08/2005 | | |
Attorney Dkt #: | UMI-367 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11177537
|
Filing Dt:
|
07/08/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
TWO-BIT PER I/O LINE WRITE DATA BUS FOR DDR1 AND DDR2 OPERATING MODES IN A DRAM
|
|
Assignee
|
|
|
3F, NO. 19, LI-HSIN ROAD |
SCIENCE-BASED INDUSTRIAL PARK |
HSINCHU, TAIWAN R.O.C. |
|
Correspondence name and address
|
|
WILLIAM J. KUBIDA
|
|
HOGAN & HARTSON LLP
|
|
ONE TABOR CENTER
|
|
1200 17TH STREET, SUITE 1500
|
|
DENVER, CO 80202
|
Search Results as of:
06/22/2024 04:12 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|