Total properties:
1086
Page
4
of
11
Pages:
1 2 3 4 5 6 7 8 9 10 11
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13113212
|
Filing Dt:
|
05/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
|
Title:
|
CHARGE PUMP CIRCUIT WITH FAST START-UP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13120477
|
Filing Dt:
|
03/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
|
Title:
|
PROCESSING LOAD WITH NORMAL OR FAST OPERATION MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13128025
|
Filing Dt:
|
05/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
|
Title:
|
RESOURCE ALLOCATION WITHIN MULTIPLE RESOURCE PROVIDERS BASED ON THE INCOMING RESOURCE REQUEST AND THE EXPECTED STATE TRANSITION OF THE RESOURCE REQUESTING APPLICATION, AND SELECTING A RESOURCE PROVIDER BASED ON THE SUM OF THE PERCENTAGE OF THE RESOURCE PROVIDER CU
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13131349
|
Filing Dt:
|
05/26/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
|
Title:
|
CLOCK GLITCH DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13133168
|
Filing Dt:
|
06/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR SPEED MONITORING OF AN ELECTRIC MOTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13133958
|
Filing Dt:
|
06/10/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
|
Title:
|
METHOD, SYSTEM AND INTEGRATED CIRCUIT FOR ENABLING ACCESS TO A MEMORY ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13139893
|
Filing Dt:
|
06/15/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
|
Title:
|
DETERMINING INITIAL ROTOR POSITION OF AN ALTERNATING CURRENT MOTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13142425
|
Filing Dt:
|
06/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
|
Title:
|
CAPACITANCE SENSING CIRCUIT AND METHOD OF CAPACITANCE SENSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13143863
|
Filing Dt:
|
07/08/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
|
Title:
|
LOGARITHMIC DETECTOR AND METHOD OF PRE-CHARGING AN AVERAGE FILTER ON A LOGARITHMIC DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13148487
|
Filing Dt:
|
08/09/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
|
Title:
|
CLOCK GLITCH DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13150924
|
Filing Dt:
|
06/01/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
|
Title:
|
ACTIVE TILING PLACEMENT FOR IMPROVED LATCH-UP IMMUNITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13160979
|
Filing Dt:
|
06/15/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR DETERMINING COMPARATOR OFFSETS OF ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13161954
|
Filing Dt:
|
06/16/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
|
Title:
|
LOW VOLTAGE DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13169989
|
Filing Dt:
|
06/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
|
Title:
|
ADAPTIVE WRITE PROCEDURES FOR NON-VOLATILE MEMORY USING VERIFY READ
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13170009
|
Filing Dt:
|
06/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
|
Title:
|
ADAPTIVE WRITE PROCEDURES FOR NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13170286
|
Filing Dt:
|
06/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
|
Title:
|
DATA PROCESSING SYSTEM HAVING A SEQUENCE PROCESSING UNIT AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13185059
|
Filing Dt:
|
07/18/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
|
Title:
|
COMPARATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13188481
|
Filing Dt:
|
07/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
|
Title:
|
METHOD OF TESTING DIGITAL-TO-ANALOG AND ANALOG-TO-DIGITAL CONVERTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
13193855
|
Filing Dt:
|
07/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
|
Title:
|
Combined Output Buffer and ESD Diode Device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13195505
|
Filing Dt:
|
08/01/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
|
Title:
|
CODE COVERAGE CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13201977
|
Filing Dt:
|
08/17/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH APPRAISAL CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13202775
|
Filing Dt:
|
08/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
|
Title:
|
INTEGRATED PROTECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13212478
|
Filing Dt:
|
08/18/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
|
Title:
|
MEMORY DEVICE AND METHOD USING ENCODE VALUES FOR ACCESS ERROR CONDITION DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13213992
|
Filing Dt:
|
08/19/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
|
Title:
|
IMPLANT FOR PERFORMANCE ENHANCEMENT OF SELECTED TRANSISTORS IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13214164
|
Filing Dt:
|
08/20/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH WAKE-UP UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13216769
|
Filing Dt:
|
08/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR PHYSICAL VERIFICATION USING NETWORK SEGMENT CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13228215
|
Filing Dt:
|
09/08/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
|
Title:
|
CAPACITIVE SENSOR RADIATION MEASUREMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13228260
|
Filing Dt:
|
09/08/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
|
Title:
|
INCIDENT CAPACITIVE SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13237092
|
Filing Dt:
|
09/20/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
|
Title:
|
LOW POWER CYCLE DATA CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13239640
|
Filing Dt:
|
09/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13248348
|
Filing Dt:
|
09/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
|
Title:
|
INTERFACE SYSTEM AND METHOD WITH BACKWARD COMPATIBILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13258807
|
Filing Dt:
|
09/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
|
Title:
|
APPARATUS, COMMUNICATIONS SYSTEM AND METHOD FOR OPTIMIZING DATA PACKET FLOW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13268580
|
Filing Dt:
|
10/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
|
Title:
|
STACKED SEMICONDUCTOR DIE WITH CONTINUOUS CONDUCTIVE VIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13268681
|
Filing Dt:
|
10/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
|
Title:
|
STACKED SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13272542
|
Filing Dt:
|
10/13/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
|
Title:
|
INTEGRATED CIRCUIT HAVING LATCH-UP RECOVERY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13275310
|
Filing Dt:
|
10/17/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
|
Title:
|
A DIGITAL LOGIC CONTROLLER FOR REGULATING VOLTAGE OF A SYSTEM ON CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13282210
|
Filing Dt:
|
10/26/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
|
Title:
|
TRANSISTORS WITH DIFFERENT THRESHOLD VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13285434
|
Filing Dt:
|
10/31/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
|
Title:
|
DATA PROCESSING SYSTEM WITH SAFE CALL AND RETURN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13286175
|
Filing Dt:
|
10/31/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
|
Title:
|
BUILT-IN SELF TRIM FOR NON-VOLATILE MEMORY REFERENCE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13288036
|
Filing Dt:
|
11/03/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
|
Title:
|
CLOCK FREQUENCY OVERSHOOT DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13307719
|
Filing Dt:
|
11/30/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
|
Title:
|
LOGIC AND NON-VOLATILE MEMORY (NVM) INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13313179
|
Filing Dt:
|
12/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
|
Title:
|
METHOD OF PROTECTING AGAINST VIA FAILURE AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13318542
|
Filing Dt:
|
11/02/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
|
Title:
|
INTEGRATED CIRCUIT COMPRISING TRACE LOGIC AND METHOD FOR PROVIDING TRACE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13343331
|
Filing Dt:
|
01/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
|
Title:
|
NON-VOLATILE MEMORY (NVM) AND LOGIC INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13343719
|
Filing Dt:
|
01/05/2012
|
|
Title:
|
SELF-TRACKING ADAPTIVE BANDWIDTH PHASE-LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13350090
|
Filing Dt:
|
01/13/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES WITH NONCONDUCTIVE VIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13355657
|
Filing Dt:
|
01/23/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
|
Title:
|
PIPELINED ANALOG-TO-DIGITAL CONVERTER HAVING REDUCED POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13356626
|
Filing Dt:
|
01/23/2012
|
|
Title:
|
SINGLE SUPPLY DIGITAL VOLTAGE LEVEL SHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13361191
|
Filing Dt:
|
01/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
|
Title:
|
STRUCTURE AND METHOD FOR HEALING TUNNEL DIELECTRIC OF NON-VOLATILE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13362697
|
Filing Dt:
|
01/31/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING DIFFERENT NON-VOLATILE MEMORIES HAVING NANOCRYSTALS OF DIFFERING DENSITIES AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13368793
|
Filing Dt:
|
02/08/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/08/2013
| | | | |
|
Title:
|
CHARGE PUMP VOLTAGE REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13370282
|
Filing Dt:
|
02/09/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
|
Title:
|
POWER SUPPLY CIRCUIT FOR REDUCED WAKE-UP TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13375802
|
Filing Dt:
|
12/02/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
|
Title:
|
BATTERY CHARGING CIRCUIT AND ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13382716
|
Filing Dt:
|
01/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
|
Title:
|
DIVERSITY ANTENNA SYSTEM AND TRANSMISSION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13384253
|
Filing Dt:
|
01/16/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
DIVERSITY RECEIVER AND TRANSCEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13384835
|
Filing Dt:
|
01/19/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
|
Title:
|
SIGNAL PROCESSING SYSTEM, INTEGRATED CIRCUIT COMPRISING BUFFER CONTROL LOGIC AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
13388468
|
Filing Dt:
|
02/02/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
CONTROLLER SYSTEM, INTEGRATED CIRCUIT AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13389179
|
Filing Dt:
|
02/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
ELECTRONIC DEVICE WITH PROTECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13391744
|
Filing Dt:
|
02/22/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
|
Title:
|
SOFTWARE PROBE MINIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13400405
|
Filing Dt:
|
02/20/2012
|
|
Title:
|
LEAD FRAME SULFUR REMOVAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13403945
|
Filing Dt:
|
02/23/2012
|
|
Title:
|
SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13412680
|
Filing Dt:
|
03/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
|
Title:
|
BIPOLAR PRIMARY SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
13413162
|
Filing Dt:
|
03/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
|
Title:
|
METHOD FOR IMPLEMENTING SECURITY OF NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13414697
|
Filing Dt:
|
03/07/2012
|
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
|
Title:
|
METHOD FOR TESTING COMPARATOR AND DEVICE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13416892
|
Filing Dt:
|
03/09/2012
|
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR MEASURING VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13424064
|
Filing Dt:
|
03/19/2012
|
|
Title:
|
SAMPLE AND HOLD CIRCUIT AND DIFFERENTIAL SAMPLE AND HOLD CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13441335
|
Filing Dt:
|
04/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
|
Title:
|
SMART CHARGE PUMP CONFIGURATION FOR NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13441426
|
Filing Dt:
|
04/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
|
Title:
|
NON-VOLATILE MEMORY (NVM) AND LOGIC INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13442046
|
Filing Dt:
|
04/09/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
|
Title:
|
RERAM DEVICE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13442142
|
Filing Dt:
|
04/09/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
|
Title:
|
LOGIC TRANSISTOR AND NON-VOLATILE MEMORY CELL INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13447305
|
Filing Dt:
|
04/16/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
|
Title:
|
INTEGRATED CIRCUIT POWER MANAGEMENT VERIFICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13448531
|
Filing Dt:
|
04/17/2012
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2012
| | | | |
|
Title:
|
SPLIT-GATE NON-VOLATILE MEMORY CELLS HAVING IMPROVED OVERLAP TOLERANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
13448994
|
Filing Dt:
|
04/17/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH INTEGRATED BREAKDOWN PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13451876
|
Filing Dt:
|
04/20/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
|
Title:
|
METHODS AND SYSTEMS FOR ERASE BIASING OF SPLIT-GATE NON-VOLATILE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
13452838
|
Filing Dt:
|
04/21/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
|
Title:
|
TWO-TOUCH GESTURE DETECTION ON A FOUR-WIRE RESISTIVE TOUCHSCREEN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13455400
|
Filing Dt:
|
04/25/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
|
Title:
|
SAMPLE AND HOLD CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13456217
|
Filing Dt:
|
04/26/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
|
Title:
|
BUFFER AND CONTROL CIRCUIT FOR SYNCHRONOUS MEMORY CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13457669
|
Filing Dt:
|
04/27/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
|
Title:
|
EMULATED ELECTRICALLY ERASABLE MEMORY PARALLEL RECORD MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
13457874
|
Filing Dt:
|
04/27/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
|
Title:
|
INCIDENT AND REFLECTED SIGNAL PHASE DIFFERENCE DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13458205
|
Filing Dt:
|
04/27/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
|
Title:
|
DELAY COMPENSATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13459344
|
Filing Dt:
|
04/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
|
Title:
|
ERASING A NON-VOLATILE MEMORY (NVM) SYSTEM HAVING ERROR CORRECTION CODE (ECC)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13459500
|
Filing Dt:
|
04/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
|
Title:
|
NON-VOLATILE MEMORY (NVM) RESET SEQUENCE WITH BUILT-IN READ CHECK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13460226
|
Filing Dt:
|
04/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR RADIO-FREQUENCY CONTROLLABLE LED LAMP FIXTURE ANTENNA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13462823
|
Filing Dt:
|
05/03/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2012
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR TESTING OSCILLATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13466642
|
Filing Dt:
|
05/08/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
|
Title:
|
MISMATCH VERIFICATION DEVICE AND METHODS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13475946
|
Filing Dt:
|
05/19/2012
|
|
Title:
|
PHASE-LOCKED LOOP (PLL) CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13475947
|
Filing Dt:
|
05/19/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
|
Title:
|
TAMPER DETECTOR FOR SECURE MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13476711
|
Filing Dt:
|
05/21/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
|
Title:
|
TEST FLOW TO DETECT A LATENT LEAKY BIT OF A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13479319
|
Filing Dt:
|
05/24/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
|
Title:
|
NON-OVERLAPPING CLOCK GENERATOR CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13480971
|
Filing Dt:
|
05/25/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
|
Title:
|
STATE RETENTION SUPPLY VOLTAGE DISTRIBUTION USING CLOCK NETWORK SHIELDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13481908
|
Filing Dt:
|
05/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
|
Title:
|
SYSTEM AND METHODS FOR ENABLING A CONTROLLER AREA NETWORK (CAN) DEVICE TO OPERATE IN DIFFERENT POWER MODES BASED UPON THE PAYLOAD OF A WAKE-UP MESSAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13482271
|
Filing Dt:
|
05/29/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING BYPASS OF A VOLTAGE REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13483764
|
Filing Dt:
|
05/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
|
Title:
|
MULTI-PORT REGISTER FILE WITH MULTIPLEXED DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13483968
|
Filing Dt:
|
05/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
|
Title:
|
STRESS-BASED TECHNIQUES FOR DETECTING AN IMMINENT READ FAILURE IN A NON-VOLATILE MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13484304
|
Filing Dt:
|
05/31/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
|
Title:
|
SAMPLING SWITCH CIRCUIT THAT USES CORRELATED LEVEL SHIFTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13484326
|
Filing Dt:
|
05/31/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
|
Title:
|
CIRCUITRY INCLUDING RESISTIVE RANDOM ACCESS MEMORY STORAGE CELLS AND METHODS FOR FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13485873
|
Filing Dt:
|
05/31/2012
|
|
Title:
|
METHODS AND STRUCTURES FOR SPLIT GATE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13485886
|
Filing Dt:
|
05/31/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
|
Title:
|
METHODS AND STRUCTURES FOR REDUCING HEAT EXPOSURE OF THERMALLY SENSITIVE SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
13486641
|
Filing Dt:
|
06/01/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
|
Title:
|
FIELD FOCUSING FEATURES IN A RERAM CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13486690
|
Filing Dt:
|
06/01/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
|
Title:
|
FIELD FOCUSING FEATURES IN A RERAM CELL
|
|
