Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 022119/0365 | |
| Pages: | 5 |
| | Recorded: | 01/16/2009 | | |
| Attorney Dkt #: | 361170-1110 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12173702
|
Filing Dt:
|
07/15/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
|
Title:
|
INTEGRATED CIRCUIT COMPRISING A TRANSISTOR AND A CAPACITOR, AND FABRICATION METHOD
|
|
|
Assignee
|
|
|
|
|
| 850, RUE JEAN MONNET |
| CROLLES CEDEX, FRANCE 38921 |
|
|
Correspondence name and address
|
| |
ANDRE M. SZUWALSKI
|
| |
GARDERE WYNNE SEWELL
|
| |
1601 ELM ST., STE 3000
|
| |
DALLAS, TX 75201
|
Search Results as of:
05/30/2024 05:12 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
