USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	047669/0369			Pages:	6
		Recorded:	12/04/2018
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 17

Patent #:	7058832	Issue Dt:	06/06/2006	Application #:	10284623	Filing Dt:	10/30/2002
Publication #:	US20030140219	Pub Dt:	07/24/2003
Title:	IDLE POWER REDUCTION FOR STATE MACHINES

Patent #:	7280401	Issue Dt:	10/09/2007	Application #:	10618564	Filing Dt:	07/10/2003
Publication #:	US20060291300	Pub Dt:	12/28/2006
Title:	HIGH SPEED DATA ACCESS MEMORY ARRAYS

Patent #:	6998719	Issue Dt:	02/14/2006	Application #:	10631471	Filing Dt:	07/30/2003
Publication #:	US20050023705	Pub Dt:	02/03/2005
Title:	POWER GRID LAYOUT TECHNIQUES ON INTEGRATED CIRCUITS

Patent #:	7103736	Issue Dt:	09/05/2006	Application #:	10638993	Filing Dt:	08/11/2003
Publication #:	US20050039071	Pub Dt:	02/17/2005
Title:	SYSTEM FOR REPAIR OF ROM PROGRAMMING ERRORS OR DEFECTS

Patent #:	7234123	Issue Dt:	06/19/2007	Application #:	10925061	Filing Dt:	08/23/2004
Publication #:	US20050028128	Pub Dt:	02/03/2005
Title:	CIRCUIT GROUP DESIGN METHODOLOGIES

Patent #:	NONE	Issue Dt:		Application #:	10925252	Filing Dt:	08/23/2004
Publication #:	US20050022146	Pub Dt:	01/27/2005
Title:	Circuit group design methodologies

Patent #:	NONE	Issue Dt:		Application #:	11126500	Filing Dt:	05/10/2005
Publication #:	US20060259807	Pub Dt:	11/16/2006
Title:	Method and apparatus for clock synchronization between a processor and external devices

Patent #:	NONE	Issue Dt:		Application #:	11126522	Filing Dt:	05/10/2005
Publication #:	US20060259737	Pub Dt:	11/16/2006
Title:	Vector processor with special purpose registers and high speed memory access

Patent #:	NONE	Issue Dt:		Application #:	11126709	Filing Dt:	05/10/2005
Publication #:	US20060259657	Pub Dt:	11/16/2006
Title:	Direct memory access (DMA) method and apparatus and DMA for video processing

Patent #:	7462941	Issue Dt:	12/09/2008	Application #:	11237304	Filing Dt:	09/27/2005
Publication #:	US20060081984	Pub Dt:	04/20/2006
Title:	POWER GRID LAYOUT TECHNIQUES ON INTEGRATED CIRCUITS

Patent #:	NONE	Issue Dt:		Application #:	11656143	Filing Dt:	01/19/2007
Publication #:	US20070150697	Pub Dt:	06/28/2007
Title:	Vector processor with multi-pipe vector block matching

Patent #:	NONE	Issue Dt:		Application #:	11927337	Filing Dt:	10/29/2007
Publication #:	US20080052489	Pub Dt:	02/28/2008
Title:	Multi-Pipe Vector Block Matching Operations

Patent #:	NONE	Issue Dt:		Application #:	11927352	Filing Dt:	10/29/2007
Publication #:	US20080059757	Pub Dt:	03/06/2008
Title:	Convolver Architecture for Vector Processor

Patent #:	NONE	Issue Dt:		Application #:	11927380	Filing Dt:	10/29/2007
Publication #:	US20080059760	Pub Dt:	03/06/2008
Title:	Instructions for Vector Processor

Patent #:	NONE	Issue Dt:		Application #:	11927452	Filing Dt:	10/29/2007
Publication #:	US20080059758	Pub Dt:	03/06/2008
Title:	Memory architecture for vector processor

Patent #:	NONE	Issue Dt:		Application #:	11927508	Filing Dt:	10/29/2007
Publication #:	US20080059759	Pub Dt:	03/06/2008
Title:	Vector Processor Architecture

Assignor

Exec Dt:

12/04/2018

Assignee

27200 PERDIDO BEACH BLVD

ORANGE BEACH, ALABAMA 36561

Correspondence name and address
	JIM MEADLOCK
	27200 PERDIDO BEACH BLVD
	ORANGE BEACH, AL 36561

Search Results as of: 09/28/2024 08:26 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6