Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 021378/0373 | |
| Pages: | 2 |
| | Recorded: | 08/13/2008 | | |
Attorney Dkt #: | XA-11151(T3381-15409US01) |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12279177
|
Filing Dt:
|
08/12/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
ERROR DETECTION AND CORRECTION CIRCUIT AND SEMICONDUCTOR MEMORY
|
|
Assignee
|
|
|
22-1, JOSUIHONCHO 5-CHOME, KODAIRA-SHI |
TOKYO, JAPAN |
|
Correspondence name and address
|
|
MITCHELL W. SHAPIRO
|
|
1751 PINNACLE DRIVE, SUITE 500
|
|
MCLEAN, VA 22102-3833
|
Search Results as of:
05/25/2024 09:02 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|