|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11166356
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING LATERALLY EXTENDING DIELECTRIC LAYER IN A TRENCH-GATE FET
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11175763
|
Filing Dt:
|
07/06/2005
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
Untethered power supply of electronic devices
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
11178215
|
Filing Dt:
|
07/08/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
ULTRA DENSE TRENCH-GATED POWER DEVICE WITH THE REDUCED DRAIN-SOURCE FEEDBACK CAPACITANCE AND MILLER CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11179348
|
Filing Dt:
|
07/12/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
FOLDED FRAME CARRIER FOR MOSFET BGA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
11180367
|
Filing Dt:
|
07/12/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
SUBSTRATE BASED UNMOLDED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11180405
|
Filing Dt:
|
07/12/2005
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
SUBSTRATE BASED UNMOLDED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11187430
|
Filing Dt:
|
07/22/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
CURRENT MODE CONTROL WITH FEED-FORWARD FOR POWER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11188415
|
Filing Dt:
|
07/25/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
LARGE SUPPLY RANGE DIFFERENTIAL LINE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11189163
|
Filing Dt:
|
07/25/2005
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES FORMED ON SUBSTRATES AND METHODS OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11194060
|
Filing Dt:
|
07/28/2005
|
Publication #:
|
|
Pub Dt:
|
02/09/2006
| | | | |
Title:
|
SEMICONDUCTOR POWER DEVICE HAVING A TOP-SIDE DRAIN USING A SINKER TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11195886
|
Filing Dt:
|
08/03/2005
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
TEMPERATURE COMPENSATED VOLTAGE REGULATOR INTEGRATED WITH MMIC'S
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11201400
|
Filing Dt:
|
08/09/2005
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
SHIELDED GATE FIELD EFFECT TRANSISTOR WITH IMPROVED INTER-POLY DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11202510
|
Filing Dt:
|
08/11/2005
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
Title:
|
UNMOLDED PACKAGE FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11204552
|
Filing Dt:
|
08/16/2005
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
LOW VOLTAGE HIGH DENSITY TRENCH-GATED POWER DEVICE WITH UNIFORMLY DOPED CHANNEL AND ITS EDGE TERMINATION TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11207486
|
Filing Dt:
|
08/19/2005
|
Title:
|
POWER DEVICE PROTECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11213182
|
Filing Dt:
|
08/25/2005
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
Title:
|
FLIP CHIP IN LEADED MOLDED PACKAGE AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11215485
|
Filing Dt:
|
08/30/2005
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
Reversible-multiple footprint package and method of manufacturing
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11224167
|
Filing Dt:
|
09/12/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
VRMS AND RECTIFIED CURRENT SENSE FULL-BRIDGE SYNCHRONOUS-RECTIFICATION INTEGRATED WITH PFC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11226020
|
Filing Dt:
|
09/14/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
METHOD OF LINEARIZING ESD CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
11226031
|
Filing Dt:
|
09/14/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
NON-LATCHING ENVELOPING CURVES GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11226047
|
Filing Dt:
|
09/14/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING A SERIAL CLOCK WITHOUT A PLL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11236112
|
Filing Dt:
|
09/26/2005
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
POWER MOS DEVICE WITH IMPROVED GATE CHARGE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11245995
|
Filing Dt:
|
10/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
BANDGAP ENGINEERED MOS-GATED POWER TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
11261812
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
ESD PROTECTION FOR OUTPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11282967
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE USING LEADFRAME AND CLIP AND METHOD OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11283077
|
Filing Dt:
|
11/18/2005
|
Title:
|
HIGH PERFORMANCE MULTI-CHIP FLIP CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
11299270
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
THERMAL ENHANCED UPPER AND DUAL HEAT SINK EXPOSED MOLDED LEADLESS PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11313583
|
Filing Dt:
|
12/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
ZERO VOLTAGE SWITCHING (ZVS) IN A POWER CONVERTER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11314886
|
Filing Dt:
|
12/20/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
Online business case software and decision support system
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11317653
|
Filing Dt:
|
12/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
TRENCH FIELD PLATE TERMINATION FOR POWER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11326987
|
Filing Dt:
|
01/05/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
CLIPLESS AND WIRELESS SEMICONDUCTOR DIE PACKAGE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11327657
|
Filing Dt:
|
01/05/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
Power Device Utilizing Chemical Mechanical Planarization
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11328671
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
HIGH OUTPUT CURRENT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11339998
|
Filing Dt:
|
01/25/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
SELF-ALIGNED TRENCH MOSFET STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11342027
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
Carrier with metal bumps for semiconductor die packages
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11347916
|
Filing Dt:
|
02/06/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
DUAL OUTPUT DIFFERENTIAL LINE DRIVER USING SINGLE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11348700
|
Filing Dt:
|
02/07/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
PRIMARY SIDE REGULATED POWER SUPPLY SYSTEM WITH CONSTANT CURRENT OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11350220
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
POWER AMPLIFIER WITH CLOSE-LOOP ADAPTIVE VOLTAGE SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11364014
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
FLIP CHIP MLP WITH CONDUCTIVE INK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11364399
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
PACKAGED SEMICONDUCTOR DEVICE WITH DUAL EXPOSED SURFACES AND METHOD OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11375683
|
Filing Dt:
|
03/13/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
PERIPHERY DESIGN FOR CHARGE BALANCE POWER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11378087
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
METHOD OF FORMING SCHOTTKY DIODE WITH CHARGE BALANCE STRUCTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11384669
|
Filing Dt:
|
03/20/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
Single polisilicon emitter bipolar junction transistor processing technique using cumulative photo resist application and patterning
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11385022
|
Filing Dt:
|
03/20/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
Aluminum bump bonding for fine aluminum wire
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11385948
|
Filing Dt:
|
03/21/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
MULTI-MODE POWER AMPLIFIER WITH REDUCED LOW POWER CURRENT CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11388790
|
Filing Dt:
|
03/24/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
HIGH DENSITY TRENCH FET WITH INTEGRATED SCHOTTKY DIODE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11396239
|
Filing Dt:
|
03/30/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
CHARGE BALANCE TECHNIQUES FOR POWER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11396362
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
POWER DEVICE WITH IMPROVED EDGE TERMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11398467
|
Filing Dt:
|
04/04/2006
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHOD OF FORMING TRENCH GATE FIELD EFFECT TRANSISTOR WITH RECESSED MESAS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11400729
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGES USING THIN DIES AND METAL SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11400731
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
METHOD FOR BONDING A SEMICONDUCTOR SUBSTRATE TO A METAL SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11404062
|
Filing Dt:
|
04/12/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
LATERAL POWER TRANSISTOR WITH SELF-BIASING ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11404650
|
Filing Dt:
|
04/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
DUAL METAL STUD BUMPING FOR FLIP CHIP APPLICATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11408812
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
Charge balance insulated gate bipolar transistor
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11410504
|
Filing Dt:
|
04/24/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE INCLUDING MULTIPLE DIES AND A COMMON NODE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11427906
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
CHIP MODULE FOR COMPLETE POWER TRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11430706
|
Filing Dt:
|
05/09/2006
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
LOW POWER, TEMPERATURE AND FREQUENCY, TUNABLE, ON-CHIP CLOCK GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
11434545
|
Filing Dt:
|
05/15/2006
|
Publication #:
|
|
Pub Dt:
|
01/25/2007
| | | | |
Title:
|
HIGH-VOLTAGE DIODES FORMED IN ADVANCED POWER INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11441386
|
Filing Dt:
|
05/24/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
TRENCH-GATE FIELD EFFECT TRANSISTORS AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11444595
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
10/05/2006
| | | | |
Title:
|
PACKAGED SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE USING SHAPED DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11445020
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
POWER SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11445111
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
POWER SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11446342
|
Filing Dt:
|
06/01/2006
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
ROBUST LEADED MOLDED PACKAGES AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11448962
|
Filing Dt:
|
06/06/2006
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
LEAD FRAME STRUCTURE WITH APERTURE OR GROOVE FOR FLIP CHIP IN A LEADED MOLDED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11450903
|
Filing Dt:
|
06/08/2006
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
CHARGE BALANCE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11454562
|
Filing Dt:
|
06/16/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
HIGH VOLTAGE LDMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11467997
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
LOW RESISTANCE GATE FOR POWER MOSFET APPLICATIONS AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11469456
|
Filing Dt:
|
08/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
POWER TRENCH MOSFETS HAVING SIGE/SI CHANNEL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
11471279
|
Filing Dt:
|
06/19/2006
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
SHIELDED GATE TRENCH FET WITH THE SHIELD AND GATE ELECTRODES BEING CONNECTED TOGETHER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11471291
|
Filing Dt:
|
06/19/2006
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11479117
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
METHOD FOR FORMING SHIELDED GATE FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11479149
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
LATERAL TRENCH GATE FET WITH DIRECT SOURCE-DRAIN CURRENT PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11480004
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
HIGH-EFFICIENCY POWER CONVERTER SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11481473
|
Filing Dt:
|
07/06/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
Switching Regulator with independent controlled parallel transistors of different lengths
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11482676
|
Filing Dt:
|
07/07/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
VARYING MESA DIMENSIONS IN HIGH CELL DENSITY TRENCH MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
11483925
|
Filing Dt:
|
07/10/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
SCHOTTKY DIODE STRUCTURE TO REDUCE CAPACITANCE AND SWITCHING LOSSES AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11487015
|
Filing Dt:
|
07/14/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
METHOD OF FORMING A TRENCH STRUCTURE HAVING ONE OR MORE DIODES EMBEDDED THEREIN ADJACENT A PN JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11493125
|
Filing Dt:
|
07/26/2006
|
Title:
|
POWER CONVERTER ABLE TO RAPIDLY RESPOND TO FAST CHANGES IN LOAD CURRENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11502594
|
Filing Dt:
|
08/10/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
ULTRA DENSE TRENCH-GATED POWER DEVICE WITH THE REDUCED DRAIN-SOURCE FEEDBACK CAPACITANCE AND MILLER CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11503506
|
Filing Dt:
|
08/10/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
METHOD OF MANUFACTURING A TRENCH TRANSISTOR HAVING A HEAVY BODY REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11506299
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
POWER CONVERTER WITH HYSTERETIC CONTROL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11512860
|
Filing Dt:
|
08/30/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
High temperature operating package and circuit design
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11512941
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE INCLUDING STACKED DICE AND HEAT SINK STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11517629
|
Filing Dt:
|
09/08/2006
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
HIGH VOLTAGE INTEGRATED CIRCUIT DRIVER WITH A HIGH VOLTAGE PMOS BOOTSTRAP DIODE EMULATOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11533493
|
Filing Dt:
|
09/20/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
Trench Gate FET with Self-Aligned Features
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11534716
|
Filing Dt:
|
09/25/2006
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
LINEARIZATION TECHNIQUE FOR CURRENT MODE FILTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11536584
|
Filing Dt:
|
09/28/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
TRENCH GATE FET WITH SELF-ALIGNED FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11551887
|
Filing Dt:
|
10/23/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
ASYMMETRIC HETERO-DOPED HIGH-VOLTAGE MOSFET (AH2MOS)
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11551992
|
Filing Dt:
|
10/23/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
TRENCH FET WITH IMPROVED BODY TO GATE ALIGNMENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11556361
|
Filing Dt:
|
11/03/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A SPACER LAYER DOPED WITH SLOWER DIFFUSING ATOMS THAN SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11556967
|
Filing Dt:
|
11/06/2006
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
CONTACT METHOD FOR THIN SILICON CARBIDE EPITAXIAL LAYER AND SEMICONDUCTOR DEVICES FORMED BY THOSE METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11560935
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
METHOD OF ASSEMBLY FOR MULTI-FLIP CHIP ON LEAD FRAME ON OVERMOLDED IC PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11564948
|
Filing Dt:
|
11/30/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
INTEGRATED LATCH-UP FREE INSULATED GATE BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11592092
|
Filing Dt:
|
11/02/2006
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
Variable edge modulation in a switching regulator
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11592372
|
Filing Dt:
|
11/03/2006
|
Title:
|
CONFIGURING A POWER CONVERTER TO OPERATE WITH OR WITHOUT BURST MODE FUNCTIONALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11606462
|
Filing Dt:
|
11/30/2006
|
Title:
|
TIME-BASED SYNCHRONOUS RECTIFICATION IN A POWER CONVERTER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11608626
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
DEVICE AND METHOD FOR ASSEMBLING A TOP AND BOTTOM EXPOSED PACKAGED SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11609009
|
Filing Dt:
|
12/11/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
AUDIO FILTER USING A DIODE CONNECTED MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
11619671
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
PN JUNCTION AND MOS CAPACITOR HYBRID RESURF TRANSISTOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11619828
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
INTEGRATED COMPLEMENTARY LOW VOLTAGE RF-LDMOS
|
|