Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 013004/0377 | |
| Pages: | 3 |
| | Recorded: | 06/19/2002 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09880628
|
Filing Dt:
|
06/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
|
Title:
|
Method of reducing test time for NVM cell-based FPGAs
|
|
|
Assignee
|
|
|
|
|
| 955 EAST ARQUES AVENUE |
| SUNNYVALE, CALIFORNIA 94086 |
|
|
Correspondence name and address
|
| |
SIERRA PATENT GROUP, LTD.
|
| |
TINA BOUNDS
|
| |
P.O. BOX 6149
|
| |
STATELINE, N.V. 89449
|
Search Results as of:
06/14/2024 03:46 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
