|
Total properties:
17
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
09432819
|
Filing Dt:
|
11/02/1999
|
|
Title:
|
CONFIGURABLE ARCHITECTURE FOR VIRTUAL SOCKET CLIENT TO AN ON-CHIP BUS INTERFACE BLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
09977670
|
Filing Dt:
|
10/12/2001
|
|
Title:
|
METHOD AND SYSTEM TO PROCESS A MULTICAST REQUEST PERTAINING TO A PACKET RECEIVED AT AN INTERCONNECT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10008382
|
Filing Dt:
|
12/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
|
Title:
|
APPARATUS FOR RANDOM ACCESS MEMORY ARRAY SELF-TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10109286
|
Filing Dt:
|
03/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/02/2003
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR TESTING SERIAL CONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10321758
|
Filing Dt:
|
12/17/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
HIERARCHICALLY-CONTROLLED AUTOMATIC TEST PATTERN GENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10401844
|
Filing Dt:
|
03/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
|
Title:
|
METHOD FOR DETERMINING THE IMPACT ON TEST COVERAGE OF SCAN CHAIN PARALLELIZATION BY ANALYSIS OF A TEST SET FOR INDEPENDENTLY ACCESSIBLE FLIP-FLOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10411427
|
Filing Dt:
|
04/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
|
Title:
|
INTEGRATED CIRCUIT AND METHOD FOR DETECTING THE STATE OF AN OSCILLATING SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10431875
|
Filing Dt:
|
05/07/2003
|
|
Title:
|
APPARATUS AND METHODOLOGY FOR A WRITE HUB THAT SUPPORTS HIGH SPEED AND LOW SPEED DATA RATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10431991
|
Filing Dt:
|
05/07/2003
|
|
Title:
|
APPARATUS AND METHODOLOGY FOR A POINTER MANAGER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10434264
|
Filing Dt:
|
05/07/2003
|
|
Title:
|
METHOD AND SYSTEM TO COMPUTE A STATUS FOR A CIRCULAR QUEUE WITHIN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10440581
|
Filing Dt:
|
05/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
|
Title:
|
INTEGRATED CIRCUIT WITH PARAMETER MEASUREMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10440634
|
Filing Dt:
|
05/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
|
Title:
|
INTEGRATED CIRCUIT WITH CONFIGURATION BASED ON PARAMETER MEASUREMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
10818866
|
Filing Dt:
|
04/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR COMPARING CIRCUIT PERFORMANCE BETWEEN FUNCTIONAL AND AC SCAN TESTING IN AN INTEGRATED CIRCUIT (IC)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10818884
|
Filing Dt:
|
04/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR COMPENSATING CLOCK PERIOD ELONGATION DURING SCAN TESTING IN AN INTEGRATED CIRCUIT (IC)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
10820691
|
Filing Dt:
|
04/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
CIRCUIT FOR GENERATING SPREAD SPECTRUM CLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10872793
|
Filing Dt:
|
06/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR MEASURING SWITCHING NOISE IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11389971
|
Filing Dt:
|
03/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR COMPENSATING CLOCK PERIOD ELONGATION DURING SCAN TESTING IN AN INTEGRATED CIRCUIT (IC)
|
|
