Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 036339/0380 | |
| Pages: | 2 |
| | Recorded: | 08/17/2015 | | |
| Attorney Dkt #: | 66617-035 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11669944
|
Filing Dt:
|
01/31/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
|
Title:
|
RING OSCILLATOR WITH A TWO-STAGE PHASE BLENDER FOR GENERATING MULTI-PHASE CLOCK SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11682884
|
Filing Dt:
|
03/07/2007
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR AUTOMATICALLY SWITCHING BETWEEN USB HOST AND DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12266554
|
Filing Dt:
|
11/07/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
|
Title:
|
METHOD FOR PROTECTING MEMORY PROPRIETARY COMMANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12581845
|
Filing Dt:
|
10/19/2009
|
|
Publication #:
|
|
Pub Dt:
|
04/21/2011
| | | | |
|
Title:
|
System and method for controlling flash memory without using ready/busy signal
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12789453
|
Filing Dt:
|
05/27/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
|
Title:
|
PHASE-LOCKED LOOP WITH NOVEL PHASE DETECTION MECHANISM
|
|
|
Assignee
|
|
|
|
|
| 7F, NO.48, SEC.3, NAN KANG RD., NAN KANG |
| TAIPEI, TAIWAN 115 |
|
|
Correspondence name and address
|
| |
WPAT, PC INTELLECTUAL PROPERTY ATTORNEYS
|
| |
8230 BOONE BLVD, SUITE 405
|
| |
VIENNA, VA 22182
|
Search Results as of:
06/24/2024 07:06 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
