Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 024367/0385 | |
| Pages: | 48 |
| | Recorded: | 05/11/2010 | | |
Attorney Dkt #: | 088245-9317 |
Conveyance: | RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11150712
|
Filing Dt:
|
06/10/2005
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
STACKABLE SEMICONDUCTOR CHIP LAYER COMPRISING PREFABRICATED TRENCH INTERCONNECT VIAS
|
|
Assignee
|
|
|
3001 REDHILL AVE. BUILDING 4, SUITE 108 |
COSTA MESA, CALIFORNIA 92626 |
|
Correspondence name and address
|
|
PAUL S. HUNTER
|
|
FOLEY & LARDNER LLP
|
|
150 EAST GILMAN STREET
|
|
MADISON, WI 53703
|
Search Results as of:
09/23/2024 04:58 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|