Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 028965/0389 | |
| Pages: | 7 |
| | Recorded: | 09/14/2012 | | |
Attorney Dkt #: | 49487.1 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
5
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11458003
|
Filing Dt:
|
07/17/2006
|
Title:
|
SECURE KEY ENCODING FOR CONTENT PROTECTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11708647
|
Filing Dt:
|
02/20/2007
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
Method and apparatus for preserving control information embedded in digital data that undergoes downsampling and/or upsampling
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12077241
|
Filing Dt:
|
03/17/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
Circuit for recovering an output clock from a source clock
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12199545
|
Filing Dt:
|
08/27/2008
|
Title:
|
SYSTEM AND METHOD FOR EMBEDDED DISPLAYPORT LINK TRAINING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12214288
|
Filing Dt:
|
06/17/2008
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
CIRCUIT FOR CORRECTING AN OUTPUT CLOCK FREQUENCY IN A RECEIVING DEVICE
|
|
Assignee
|
|
|
3120 SCOTT BLVD. |
SANTA CLARA, CALIFORNIA 95054 |
|
Correspondence name and address
|
|
HAYNES AND BOONE, LLP - IP SECTION
|
|
2323 VICTORY AVENUE
|
|
SUITE 700
|
|
DALLAS, TX 75219
|
Search Results as of:
09/22/2024 07:07 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|