Total properties:
726
Page
5
of
8
Pages:
1 2 3 4 5 6 7 8
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2019
|
Application #:
|
16248140
|
Filing Dt:
|
01/15/2019
|
Publication #:
|
|
Pub Dt:
|
05/16/2019
| | | | |
Title:
|
DEVICES COMPRISING A CAPACITOR AND SUPPORT MATERIAL THAT LATERALLY SUPPORTS THE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2021
|
Application #:
|
16248248
|
Filing Dt:
|
01/15/2019
|
Publication #:
|
|
Pub Dt:
|
07/16/2020
| | | | |
Title:
|
DRIVER PLACEMENT IN MEMORIES HAVING STACKED MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2019
|
Application #:
|
16248500
|
Filing Dt:
|
01/15/2019
|
Publication #:
|
|
Pub Dt:
|
05/16/2019
| | | | |
Title:
|
SYSTEMS AND METHODS FOR WAFER ALIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2020
|
Application #:
|
16248534
|
Filing Dt:
|
01/15/2019
|
Publication #:
|
|
Pub Dt:
|
07/16/2020
| | | | |
Title:
|
Integrated Assemblies Having Threshold-Voltage-Inducing-Structures Proximate Gated-Channel-Regions, and Methods of Forming Integrated Assemblies
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2020
|
Application #:
|
16248584
|
Filing Dt:
|
01/15/2019
|
Title:
|
INTEGRATED ASSEMBLIES HAVING SPACERS OF LOW PERMITTIVITY ALONG DIGIT-LINES, AND METHODS OF FORMING INTEGRATED ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2021
|
Application #:
|
16248685
|
Filing Dt:
|
01/15/2019
|
Publication #:
|
|
Pub Dt:
|
07/16/2020
| | | | |
Title:
|
MEMORY SYSTEM AND OPERATIONS OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2019
|
Application #:
|
16249369
|
Filing Dt:
|
01/16/2019
|
Publication #:
|
|
Pub Dt:
|
05/16/2019
| | | | |
Title:
|
METHODS FOR DEVICE FABRICATION USING PITCH REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2021
|
Application #:
|
16249682
|
Filing Dt:
|
01/16/2019
|
Publication #:
|
|
Pub Dt:
|
05/16/2019
| | | | |
Title:
|
BUSES FOR PATTERN-RECOGNITION PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2021
|
Application #:
|
16249714
|
Filing Dt:
|
01/16/2019
|
Publication #:
|
|
Pub Dt:
|
07/16/2020
| | | | |
Title:
|
APPARATUSES AND METHODS FOR DECODING ADDRESSES FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2021
|
Application #:
|
16249808
|
Filing Dt:
|
01/16/2019
|
Publication #:
|
|
Pub Dt:
|
11/21/2019
| | | | |
Title:
|
CODE WORD FORMAT AND STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16249817
|
Filing Dt:
|
01/16/2019
|
Publication #:
|
|
Pub Dt:
|
11/21/2019
| | | | |
Title:
|
FORWADING CODE WORD ADDRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2021
|
Application #:
|
16250778
|
Filing Dt:
|
01/17/2019
|
Publication #:
|
|
Pub Dt:
|
07/23/2020
| | | | |
Title:
|
METHODS OF FORMING AN APPARATUS FOR MAKING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2020
|
Application #:
|
16250919
|
Filing Dt:
|
01/17/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
Apparatuses Having Compensator Lines Along Wordlines and Independently Controlled Relative to the Wordlines
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2021
|
Application #:
|
16251063
|
Filing Dt:
|
01/17/2019
|
Publication #:
|
|
Pub Dt:
|
07/23/2020
| | | | |
Title:
|
APPARATUS WITH MULTIDIELECTRIC SPACERS ON CONDUCTIVE REGIONS OF STACK STRUCTURES, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2020
|
Application #:
|
16251241
|
Filing Dt:
|
01/18/2019
|
Publication #:
|
|
Pub Dt:
|
07/23/2020
| | | | |
Title:
|
Memory Arrays And Methods Used In Forming A Memory Array
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2021
|
Application #:
|
16251307
|
Filing Dt:
|
01/18/2019
|
Publication #:
|
|
Pub Dt:
|
07/23/2020
| | | | |
Title:
|
CONDUCTIVE LINE CONSTRUCTION, MEMORY CIRCUITRY, AND METHOD OF FORMING A CONDUCTIVE LINE CONSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
16253087
|
Filing Dt:
|
01/21/2019
|
Publication #:
|
|
Pub Dt:
|
05/23/2019
| | | | |
Title:
|
METHODS FOR PHASE-CHANGE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2020
|
Application #:
|
16253111
|
Filing Dt:
|
01/21/2019
|
Publication #:
|
|
Pub Dt:
|
09/05/2019
| | | | |
Title:
|
CELL PILLAR STRUCTURES AND INTEGRATED FLOWS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
16253485
|
Filing Dt:
|
01/22/2019
|
Publication #:
|
|
Pub Dt:
|
07/23/2020
| | | | |
Title:
|
VERTICAL DECODERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2020
|
Application #:
|
16253750
|
Filing Dt:
|
01/22/2019
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2020
|
Application #:
|
16254962
|
Filing Dt:
|
01/23/2019
|
Publication #:
|
|
Pub Dt:
|
07/23/2020
| | | | |
Title:
|
TECHNIQUES FOR READ OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2022
|
Application #:
|
16255142
|
Filing Dt:
|
01/23/2019
|
Publication #:
|
|
Pub Dt:
|
07/23/2020
| | | | |
Title:
|
MEMORY DEVICES WITH CRYPTOGRAPHIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2020
|
Application #:
|
16255458
|
Filing Dt:
|
01/23/2019
|
Title:
|
Methods of Forming Patterns, and Methods of Patterning Conductive Structures of Integrated Assemblies
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16255569
|
Filing Dt:
|
01/23/2019
|
Publication #:
|
|
Pub Dt:
|
07/23/2020
| | | | |
Title:
|
METHODS OF INCORPORATING LEAKER-DEVICES INTO CAPACITOR CONFIGURATIONS TO REDUCE CELL DISTURB, AND CAPACITOR CONFIGURATIONS INCORPORATING LEAKER-DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2020
|
Application #:
|
16255705
|
Filing Dt:
|
01/23/2019
|
Publication #:
|
|
Pub Dt:
|
05/23/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR TRANSFERRING DATA FROM MEMORY ON A DATA PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2022
|
Application #:
|
16256157
|
Filing Dt:
|
01/24/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
SLIT OXIDE AND VIA FORMATION TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2020
|
Application #:
|
16256296
|
Filing Dt:
|
01/24/2019
|
Publication #:
|
|
Pub Dt:
|
07/25/2019
| | | | |
Title:
|
COMPENSATING FOR MEMORY INPUT CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16256796
|
Filing Dt:
|
01/24/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SOFT POST-PACKAGE REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2020
|
Application #:
|
16256850
|
Filing Dt:
|
01/24/2019
|
Publication #:
|
|
Pub Dt:
|
05/23/2019
| | | | |
Title:
|
SENSE AMPLIFIER SIGNAL BOOST
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2021
|
Application #:
|
16256918
|
Filing Dt:
|
01/24/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
METHODS OF DOPING A SILICON-CONTAINING MATERIAL AND METHODS OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2021
|
Application #:
|
16257438
|
Filing Dt:
|
01/25/2019
|
Publication #:
|
|
Pub Dt:
|
05/23/2019
| | | | |
Title:
|
INTERCONNECT STRUCTURE WITH REDUNDANT ELECTRICAL CONNECTORS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2021
|
Application #:
|
16257521
|
Filing Dt:
|
01/25/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
POLARITY-WRITTEN CELL ARCHITECTURES FOR A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16257585
|
Filing Dt:
|
01/25/2019
|
Publication #:
|
|
Pub Dt:
|
05/23/2019
| | | | |
Title:
|
SEMICONDUCTOR MOLD COMPOUND TRANSFER SYSTEM AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2019
|
Application #:
|
16257867
|
Filing Dt:
|
01/25/2019
|
Publication #:
|
|
Pub Dt:
|
05/23/2019
| | | | |
Title:
|
TIMING CONTROL CIRCUIT SHARED BY A PLURALITY OF BANKS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2020
|
Application #:
|
16258296
|
Filing Dt:
|
01/25/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICES COMPRISING DIGIT LINE CONTACTS AND RELATED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2021
|
Application #:
|
16258904
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
FORMATION OF A CAPACITOR USING A SACRIFICIAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2021
|
Application #:
|
16258933
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
COLUMN FORMATION USING SACRIFICIAL MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2021
|
Application #:
|
16258986
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
REDUCTION OF ROUGHNESS ON A SIDEWALL OF AN OPENING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
16258987
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2020
|
Application #:
|
16259052
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR DETECTION REFRESH STARVATION OF A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2021
|
Application #:
|
16259131
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
FORMATION OF A CAPACITOR USING A HARD MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2021
|
Application #:
|
16259330
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
CONTACT PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2021
|
Application #:
|
16259610
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
HIGH-VOLTAGE SHIFTER WITH DEGRADATION COMPENSATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16259634
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
FORMATION OF A TRENCH USING A POLYMERIZING RADICAL MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2020
|
Application #:
|
16259671
|
Filing Dt:
|
01/28/2019
|
Title:
|
HIGH-VOLTAGE SHIFTER WITH REDUCED TRANSISTOR DEGRADATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2023
|
Application #:
|
16259832
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
POLISHING SYSTEM, POLISHING PAD, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2021
|
Application #:
|
16259862
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
09/05/2019
| | | | |
Title:
|
Memory Controller
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2021
|
Application #:
|
16259879
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
10/24/2019
| | | | |
Title:
|
Memory Controller with Programmable Atomic Operations
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2021
|
Application #:
|
16262087
|
Filing Dt:
|
01/30/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
Integrated Assemblies Having Capacitive Units, and Having Resistive Structures Coupled with the Capacitive Units
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2021
|
Application #:
|
16262111
|
Filing Dt:
|
01/30/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
POWER MANAGEMENT COMPONENT FOR MEMORY SUB-SYSTEM VOLTAGE REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
16262661
|
Filing Dt:
|
01/30/2019
|
Publication #:
|
|
Pub Dt:
|
05/30/2019
| | | | |
Title:
|
ERROR DETECTION CODE HOLD PATTERN SYNCHRONIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2020
|
Application #:
|
16262700
|
Filing Dt:
|
01/30/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING EQUIVALENT SERIES RESISTANCE UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2022
|
Application #:
|
16265311
|
Filing Dt:
|
02/01/2019
|
Publication #:
|
|
Pub Dt:
|
08/06/2020
| | | | |
Title:
|
PADS FOR CHEMICAL MECHANICAL PLANARIZATION TOOLS, CHEMICAL MECHANICAL PLANARIZATION TOOLS, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2020
|
Application #:
|
16265623
|
Filing Dt:
|
02/01/2019
|
Publication #:
|
|
Pub Dt:
|
05/30/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CACHE INVALIDATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2021
|
Application #:
|
16265690
|
Filing Dt:
|
02/01/2019
|
Publication #:
|
|
Pub Dt:
|
08/06/2020
| | | | |
Title:
|
METADATA-ASSISTED ENCODING AND DECODING FOR A MEMORY SUB-SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2021
|
Application #:
|
16265693
|
Filing Dt:
|
02/01/2019
|
Publication #:
|
|
Pub Dt:
|
08/06/2020
| | | | |
Title:
|
EARLY DECODING TERMINATION FOR A MEMORY SUB-SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2022
|
Application #:
|
16266033
|
Filing Dt:
|
02/02/2019
|
Publication #:
|
|
Pub Dt:
|
08/08/2019
| | | | |
Title:
|
Interface for Data Communication Between Chiplets or other Integrated Circuits on an Interposer
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
16266715
|
Filing Dt:
|
02/04/2019
|
Publication #:
|
|
Pub Dt:
|
06/13/2019
| | | | |
Title:
|
Apparatuses, Multi-Chip Modules and Capacitive Chips
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2020
|
Application #:
|
16266777
|
Filing Dt:
|
02/04/2019
|
Publication #:
|
|
Pub Dt:
|
11/21/2019
| | | | |
Title:
|
PHASE CHANGE MEMORY STACK WITH TREATED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2021
|
Application #:
|
16267087
|
Filing Dt:
|
02/04/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
Memory Arrays, and Methods of Forming Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
16267115
|
Filing Dt:
|
02/04/2019
|
Publication #:
|
|
Pub Dt:
|
08/06/2020
| | | | |
Title:
|
HIGH BANDWIDTH MEMORY HAVING PLURAL CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
16267488
|
Filing Dt:
|
02/05/2019
|
Publication #:
|
|
Pub Dt:
|
07/02/2020
| | | | |
Title:
|
APPARATUS AND METHODS FOR DETERMINING DATA STATES OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2020
|
Application #:
|
16267586
|
Filing Dt:
|
02/05/2019
|
Publication #:
|
|
Pub Dt:
|
07/02/2020
| | | | |
Title:
|
MULTI-PAGE PARITY PROTECTION WITH POWER LOSS HANDLING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2020
|
Application #:
|
16268092
|
Filing Dt:
|
02/05/2019
|
Publication #:
|
|
Pub Dt:
|
08/06/2020
| | | | |
Title:
|
DYNAMIC ALLOCATION OF A CAPACITIVE COMPONENT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2021
|
Application #:
|
16268670
|
Filing Dt:
|
02/06/2019
|
Publication #:
|
|
Pub Dt:
|
06/13/2019
| | | | |
Title:
|
SOLID STATE OPTOELECTRONIC DEVICE WITH PREFORMED METAL SUPPORT SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2020
|
Application #:
|
16268818
|
Filing Dt:
|
02/06/2019
|
Publication #:
|
|
Pub Dt:
|
08/06/2020
| | | | |
Title:
|
APPARATUSES AND METHODS FOR MANAGING ROW ACCESS COUNTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2020
|
Application #:
|
16268912
|
Filing Dt:
|
02/06/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES FOR BURN-IN TESTING AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2019
|
Application #:
|
16268936
|
Filing Dt:
|
02/06/2019
|
Publication #:
|
|
Pub Dt:
|
06/20/2019
| | | | |
Title:
|
POWER REDUCTION FOR A SENSING OPERATION OF A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2021
|
Application #:
|
16269201
|
Filing Dt:
|
02/06/2019
|
Publication #:
|
|
Pub Dt:
|
08/06/2020
| | | | |
Title:
|
FORMATION OF AN ATOMIC LAYER OF GERMANIUM IN AN OPENING OF A SUBSTRATE MATERIAL HAVING A HIGH ASPECT RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2021
|
Application #:
|
16269309
|
Filing Dt:
|
02/06/2019
|
Publication #:
|
|
Pub Dt:
|
08/06/2020
| | | | |
Title:
|
REDUCTION OF CRYSTAL GROWTH RESULTING FROM ANNEALING A CONDUCTIVE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
16269417
|
Filing Dt:
|
02/06/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
METHODS OF MEMORY ADDRESS VERIFICATION AND MEMORY DEVICES EMPLOYING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
16269485
|
Filing Dt:
|
02/06/2019
|
Publication #:
|
|
Pub Dt:
|
09/19/2019
| | | | |
Title:
|
APPARATUS AND METHOD FOR CONTROLLING ERASING DATA IN FERROELECTRIC MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2020
|
Application #:
|
16269687
|
Filing Dt:
|
02/07/2019
|
Publication #:
|
|
Pub Dt:
|
09/26/2019
| | | | |
Title:
|
Arrays Of Memory Cells Individually Comprising A Capacitor And A Transistor And Methods Of Forming Such Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2020
|
Application #:
|
16269886
|
Filing Dt:
|
02/07/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
TWO-STEP DATA-LINE PRECHARGE SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2021
|
Application #:
|
16270112
|
Filing Dt:
|
02/07/2019
|
Title:
|
Use of Pre-Channeled Materials for Anisotropic Conductors
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2021
|
Application #:
|
16270201
|
Filing Dt:
|
02/07/2019
|
Title:
|
ATOM IMPLANTATION FOR PASSIVATION OF PILLAR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2020
|
Application #:
|
16270495
|
Filing Dt:
|
02/07/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
METHODS AND APPARATUSES FOR COMPENSATING FOR SOURCE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
16270526
|
Filing Dt:
|
02/07/2019
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
Title:
|
Integrated Assemblies and Methods of Forming Integrated Assemblies
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
16270702
|
Filing Dt:
|
02/08/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
Integrated Circuitry And 3D Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2021
|
Application #:
|
16271679
|
Filing Dt:
|
02/08/2019
|
Title:
|
POWERING CLOCK TREE CIRCUITRY USING INTERNAL VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2019
|
Application #:
|
16272190
|
Filing Dt:
|
02/11/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SEMICONDUCTOR DIE HEAT DISSIPATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2020
|
Application #:
|
16272483
|
Filing Dt:
|
02/11/2019
|
Publication #:
|
|
Pub Dt:
|
06/20/2019
| | | | |
Title:
|
MEMORY CELLS, MAGNETIC MEMORY CELLS, AND SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2020
|
Application #:
|
16272547
|
Filing Dt:
|
02/11/2019
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
Title:
|
METHODS OF FORMING AN ARRAY OF ELEVATIONALLY-EXTENDING STRINGS OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2020
|
Application #:
|
16272663
|
Filing Dt:
|
02/11/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
Method of Forming A Semiconductor Device Including A Pitch Multiplication
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2020
|
Application #:
|
16272945
|
Filing Dt:
|
02/11/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PROVIDING DATA TO A CONFIGURABLE STORAGE AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
16273528
|
Filing Dt:
|
02/12/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
METHODS AND APPARATUSES INCLUDING A PROCESS, VOLTAGE, AND TEMPERATURE INDEPENDENT CURRENT GENERATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2022
|
Application #:
|
16273547
|
Filing Dt:
|
02/12/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
INPUT BUFFER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2020
|
Application #:
|
16273562
|
Filing Dt:
|
02/12/2019
|
Publication #:
|
|
Pub Dt:
|
06/20/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PROVIDING ACTIVE AND INACTIVE CLOCK SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2022
|
Application #:
|
16273579
|
Filing Dt:
|
02/12/2019
|
Publication #:
|
|
Pub Dt:
|
06/20/2019
| | | | |
Title:
|
DISCONTINUOUS PATTERNED BONDS FOR SEMICONDUCTOR DEVICES AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
16273598
|
Filing Dt:
|
02/12/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONFIGURABLE COMMAND AND DATA INPUT CIRCUITS FOR SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2020
|
Application #:
|
16273733
|
Filing Dt:
|
02/12/2019
|
Title:
|
Methods of Forming Alignment Marks During Patterning of Semiconductor Material
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2020
|
Application #:
|
16273913
|
Filing Dt:
|
02/12/2019
|
Publication #:
|
|
Pub Dt:
|
06/13/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR GENERATING A VOLTAGE IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2020
|
Application #:
|
16274102
|
Filing Dt:
|
02/12/2019
|
Title:
|
TEST ACCESS PORT ARCHITECTURE TO FACILITATE MULTIPLE TESTING MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2020
|
Application #:
|
16274806
|
Filing Dt:
|
02/13/2019
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
Title:
|
CHARGE LOSS FAILURE MITIGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
16274992
|
Filing Dt:
|
02/13/2019
|
Publication #:
|
|
Pub Dt:
|
08/29/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR DUTY CYCLE DISTORTION CORRECTION OF CLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2020
|
Application #:
|
16275038
|
Filing Dt:
|
02/13/2019
|
Publication #:
|
|
Pub Dt:
|
09/12/2019
| | | | |
Title:
|
SHIELDED VERTICALLY STACKED DATA LINE ARCHITECTURE FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2021
|
Application #:
|
16275137
|
Filing Dt:
|
02/13/2019
|
Title:
|
GATE ELECTRODE LAYOUT WITH EXPANDED PORTIONS OVER ACTIVE AND ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2020
|
Application #:
|
16276443
|
Filing Dt:
|
02/14/2019
|
Publication #:
|
|
Pub Dt:
|
06/13/2019
| | | | |
Title:
|
SOLID STATE LIGHTING SYSTEMS AND ASSOCIATED METHODS OF OPERATION AND MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2022
|
Application #:
|
16276461
|
Filing Dt:
|
02/14/2019
|
Publication #:
|
|
Pub Dt:
|
08/20/2020
| | | | |
Title:
|
METHODS AND APPARATUS FOR CHARACTERIZING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2022
|
Application #:
|
16276471
|
Filing Dt:
|
02/14/2019
|
Publication #:
|
|
Pub Dt:
|
08/20/2020
| | | | |
Title:
|
METHODS AND APPARATUS FOR CHECKING THE RESULTS OF CHARACTERIZED MEMORY SEARCHES
|
|