Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 021666/0395 | |
| Pages: | 6 |
| | Recorded: | 10/10/2008 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
6
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11977718
|
Filing Dt:
|
10/25/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
|
Title:
|
PC-based computing system employing a silicon chip with a routing unit to distribute geometrical data and graphics commands to multiple GPU-driven pipeline cores during a mode of parallel operation
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11977719
|
Filing Dt:
|
10/25/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
|
Title:
|
PC-based computing system employing parallelized GPU-driven pipeline cores integrated with a routing unit and control unit on a silicon chip of monolithic construction
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11977734
|
Filing Dt:
|
10/25/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
|
Title:
|
Method of routing geometrical data, graphics commands, and pixel data within a PC-based computing system employing a silicon chip having a routing unit and a control unit for parallelizing multiple GPU-driven pipeline cores during a graphics application
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11978149
|
Filing Dt:
|
10/26/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
|
Title:
|
Silicon chip of monolithic construction for integration in a PC-based computing system and having multiple GPU-driven pipeline cores supporting multiple modes of parallelization dynamically controlled while running a graphics application
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11978226
|
Filing Dt:
|
10/26/2007
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
|
Title:
|
PC-BASED COMPUTING SYSTEM EMPLOYING A SILICON CHIP IMPLEMENTING PARALLELIZED GPU-DRIVEN PIPELINES CORES SUPPORTING MULTIPLE MODES OF PARALLELIZATION DYNAMICALLY CONTROLLED WHILE RUNNING A GRAPHICS APPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11978239
|
Filing Dt:
|
10/26/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
|
Title:
|
PC-BASED COMPUTING SYSTEM EMPLOYING A SILICON CHIP OF MONOLITHIC CONSTRUCTION HAVING A ROUTING UNIT, A CONTROL UNIT AND A PROFILING UNIT FOR PARALLELIZING THE OPERATION OF MULTIPLE GPU-DRIVEN PIPELINE CORES ACCORDING TO THE OBJECT DIVISION MODE OF PARALLEL OPERATIO
|
|
|
Assignee
|
|
|
|
|
| KFAR NETTER INDUSTRIAL PARK |
| P.O. BOX 3785 |
| KFAR NETTER, ISRAEL 40593 |
|
|
Correspondence name and address
|
| |
THOMAS J. PERKOWSKI, ESQ., PC
|
| |
1266 EAST MAIN STREET
|
| |
STAMFORD, CT 06902
|
Search Results as of:
06/24/2024 11:14 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
