skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:025645/0397   Pages: 18
Recorded: 01/15/2011
Attorney Dkt #:252016-9000 (#1)
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 75
1
Patent #:
Issue Dt:
08/20/1996
Application #:
08435197
Filing Dt:
05/05/1995
Title:
DRAM CELL WITH A CRADLE-TYPE CAPACITOR
2
Patent #:
Issue Dt:
04/16/1996
Application #:
08435202
Filing Dt:
05/05/1995
Title:
METHOD FOR MANUFACTURING DRAM CELL WITH FORK-SHAPED CAPASITOR
3
Patent #:
Issue Dt:
12/10/1996
Application #:
08499744
Filing Dt:
07/07/1995
Title:
PROCESS TO FORM RUGGED POLYCRYSTALLINE SILICON SURFACES
4
Patent #:
Issue Dt:
11/26/1996
Application #:
08499745
Filing Dt:
07/07/1995
Title:
HIGH CAPACITANCE DYNAMIC RAMDOM ACCESS MEMORY MANUFACTURING PROCESS
5
Patent #:
Issue Dt:
08/04/1998
Application #:
08512238
Filing Dt:
08/07/1995
Title:
DRAM CELL CAPACITOR FABRICATION METHOD
6
Patent #:
Issue Dt:
01/21/1997
Application #:
08529637
Filing Dt:
09/18/1995
Title:
HIGH DENSITY DYNAMIC RANDOM ACCESS MEMORY CELL STRUCTURE HAVING A POLYSILICON PILLAR CAPACITOR
7
Patent #:
Issue Dt:
09/15/1998
Application #:
08533566
Filing Dt:
09/25/1995
Title:
METHOD OF MANUFACTURING A STACKED CAPACITOR HAVING A FIN-SHAPED STORAGE ELECTRODE ON A DYNAMIC RANDOM ACCESS MEMORY CELL
8
Patent #:
Issue Dt:
07/01/1997
Application #:
08549864
Filing Dt:
10/30/1995
Title:
METHOD OF FABRICATING FORK-SHAPED STACKED CAPACITORS FOR DRAM CELLS
9
Patent #:
Issue Dt:
08/20/1996
Application #:
08578923
Filing Dt:
12/27/1995
Title:
METHOD FOR FABRICATING AN EMBEDDED VERTICAL BIPOLAR TRANSISTOR AND A MEMORY CELL
10
Patent #:
Issue Dt:
09/09/1997
Application #:
08578925
Filing Dt:
12/27/1995
Title:
METHOD OF FABRICATING TOTALLY SELF-ALIGNED CONTACTS FOR DYNAMIC RANDOMACCESS MEMORY CELLS
11
Patent #:
Issue Dt:
01/27/1998
Application #:
08578928
Filing Dt:
12/27/1995
Title:
METHOD FOR FABRICATING A MULTIPLE WALLED CROWN CAPACITOR OF A SEMICONDUCTOR DEVICE
12
Patent #:
Issue Dt:
08/06/1996
Application #:
08579167
Filing Dt:
12/27/1995
Title:
METHOD FOR FABRICATING CROWN CAPACITORS FOR A DRAM CELL
13
Patent #:
Issue Dt:
10/22/1996
Application #:
08583789
Filing Dt:
01/11/1996
Title:
METHOD FOR FABRICATING T-SHAPED CAPACITORS IN DRAM CELLS
14
Patent #:
Issue Dt:
08/12/1997
Application #:
08585032
Filing Dt:
01/11/1996
Title:
METHOD FOR FABRICATING A COAXIAL CAPACITOR OF A SEMICONDUCTOR DEVICE
15
Patent #:
Issue Dt:
07/22/1997
Application #:
08585033
Filing Dt:
01/11/1996
Title:
METHOD TO FORM A CAPACITOR HAVING MULTIPLE PILLARS FOR ADVANCED DRAMS
16
Patent #:
Issue Dt:
01/20/1998
Application #:
08585614
Filing Dt:
01/16/1996
Title:
METHOD FOR FORMING INTERCONNECTIONS AND CONDUCTORS FOR HIGH DENSITY INTEGRATED CIRCUITS
17
Patent #:
Issue Dt:
01/21/1997
Application #:
08585615
Filing Dt:
01/16/1996
Title:
METHOD FOR FABRICATING A DRAM CELL WITH A CUP SHAPED STORAGE NODE
18
Patent #:
Issue Dt:
11/11/1997
Application #:
08587128
Filing Dt:
01/11/1996
Title:
METHOD FOR FABRICATING STACKED CAPACITORS IN A DRAM CELL
19
Patent #:
Issue Dt:
10/08/1996
Application #:
08590025
Filing Dt:
02/02/1996
Title:
METHOD FOR FABRICATING A STACKED CAPACITOR IN A DRAM CELL
20
Patent #:
Issue Dt:
09/10/1996
Application #:
08597529
Filing Dt:
02/02/1996
Title:
METHOD FOR FABRICATING A STACKED CAPACITOR WITH A SELF ALIGNED NODE CONTACT IN A MEMORY CELL
21
Patent #:
Issue Dt:
10/07/1997
Application #:
08616897
Filing Dt:
03/15/1996
Title:
METHOD FOR PLANARIZING HIGH STEP-HEIGHT INTEGRATED CIRCUIT STRUCTURES
22
Patent #:
Issue Dt:
08/12/1997
Application #:
08623678
Filing Dt:
03/29/1996
Title:
METHOD OF MANUFACTURING A CROWN SHAPED CAPACITOR WITH HORIZONTAL FINS FOR HIGH DENSITY DRAMS
23
Patent #:
Issue Dt:
10/13/1998
Application #:
08629158
Filing Dt:
04/08/1996
Title:
METHOD FOR FORMING A CAPACITOR WITH A MULTIPLE PILLAR STRUCTURE
24
Patent #:
Issue Dt:
08/26/1997
Application #:
08652768
Filing Dt:
05/23/1996
Title:
SIMPLE LAYOUT LOW POWER DATA LINE SENSE AMPLIFIER DESIGN
25
Patent #:
Issue Dt:
07/15/1997
Application #:
08657131
Filing Dt:
06/03/1996
Title:
NETHOD FOR FABRICATING A BIT LINE OVER A CAPACITOR ARRAY OF MEMORY CELLS
26
Patent #:
Issue Dt:
02/18/1997
Application #:
08661245
Filing Dt:
06/10/1996
Title:
METHOD TO FABRICATE A SEMICONDUCTOR MEMORY DEVICE HAVING AN E-SHAPED STORAGE NODE
27
Patent #:
Issue Dt:
07/29/1997
Application #:
08661251
Filing Dt:
06/10/1996
Title:
METHOD OF FORMING A STACKED CAPACITOR WITH A DOUBLE WALL CROWN SHAPE
28
Patent #:
Issue Dt:
09/02/1997
Application #:
08665328
Filing Dt:
06/17/1996
Title:
METHOD FOR FORMING A CYLINDRICAL CAPACITOR HAVING A CENTRAL SPINE
29
Patent #:
Issue Dt:
08/04/1998
Application #:
08665601
Filing Dt:
06/18/1996
Title:
METHOD FOR FABRICATING VERTICAL FIN CAPACITOR STRUCTURES
30
Patent #:
Issue Dt:
10/14/1997
Application #:
08666801
Filing Dt:
06/19/1996
Title:
METHOD OF MANUFACTURE DRAM CAPACITOR WITH REDUCED LAYOUT AREA
31
Patent #:
Issue Dt:
09/16/1997
Application #:
08667695
Filing Dt:
06/21/1996
Title:
FABRICATION METHOD OF THE POST STRUCTURE OF THE CELL FOR HIGH DENSITY DRAM
32
Patent #:
Issue Dt:
09/15/1998
Application #:
08668713
Filing Dt:
06/24/1996
Title:
METHOD FOR FORMING A DOUBLE WALLED CYLINDRICAL CAPACITOR FOR A DRAM
33
Patent #:
Issue Dt:
01/06/1998
Application #:
08682474
Filing Dt:
07/17/1996
Title:
METHOD OF FABRICATING HIGH DENSITY INTEGRATED CIRCUITS, CONTAINING STACKED CAPACITOR DRAM DEVICES, USING ELEVATED TRENCH ISOLATION AND ISOLATION SPACERS
34
Patent #:
Issue Dt:
11/18/1997
Application #:
08703254
Filing Dt:
08/26/1996
Title:
METHOD OF MANUFACTURING A DRAM CELL HAVING A DOUBLE-CROWN CAPACITOR USING POLYSILICON AND NITRIDE SPACERS
35
Patent #:
Issue Dt:
10/14/1997
Application #:
08709898
Filing Dt:
09/09/1996
Title:
METHOD OF FABRICATING SINGLE CROWN, EXTENDIBLE TO TRIPLE CROWN, STACKED CAPACITOR STRUCTURES, USING A SELF-ALIGNED CAPACITOR NODE CONTACT
36
Patent #:
Issue Dt:
07/17/2001
Application #:
08709964
Filing Dt:
09/09/1996
Title:
HIGH DENSITY DYNAMIC RANDOM ACCESS MEMORY CELL STRUCTURE HAVING A POLYSILICON PILLAR CAPACITOR
37
Patent #:
Issue Dt:
03/20/2001
Application #:
08720645
Filing Dt:
10/02/1996
Title:
METHOD FOR FABRICATING A DRAM CELL WITH A CUP SHAPED STORAGE NODE
38
Patent #:
Issue Dt:
03/30/1999
Application #:
08725807
Filing Dt:
10/04/1996
Title:
A SEMICONDUCTOR MEMORY DEVICE HAVING AN E-SHAPED STORAGE NODE
39
Patent #:
Issue Dt:
10/14/1997
Application #:
08726913
Filing Dt:
10/07/1996
Title:
METHOD FOR MANUFACTURING A DRAM WITH REDUCED CELL AREA
40
Patent #:
Issue Dt:
10/14/1997
Application #:
08728703
Filing Dt:
10/11/1996
Title:
METHOD FOR FORMING A DRAM CAPACITOR
41
Patent #:
Issue Dt:
11/17/1998
Application #:
08731261
Filing Dt:
10/11/1996
Title:
METHOD FOR FORMING A DRAM CAPACITOR
42
Patent #:
Issue Dt:
10/21/1997
Application #:
08734061
Filing Dt:
10/18/1996
Title:
SPOT DEPOSITED POLYSILICON FOR THE FABRICATION OF HIGH CAPACITANCE, DRAM DEVICES
43
Patent #:
Issue Dt:
01/20/1998
Application #:
08734062
Filing Dt:
10/18/1996
Title:
INCREASED SURFACE AREA OF AN STC STRUCTURE VIA THE USE OF A STORAGE NODE ELECTRODE COMPRISED OF POLYSILICON MESAS AND POLYSILICON SIDEWALL SPACERS
44
Patent #:
Issue Dt:
01/06/1998
Application #:
08735061
Filing Dt:
10/18/1996
Title:
METHOD FOR MANUFACTURING STACKED DYNAMIC RANDOM ACCESS MEMORIES USING REDUCED PHOTORESIST MASKING STEPS
45
Patent #:
Issue Dt:
10/28/1997
Application #:
08738575
Filing Dt:
10/28/1996
Title:
METHOD FOR FORMING A DRAM CAPACITOR
46
Patent #:
Issue Dt:
01/20/1998
Application #:
08746030
Filing Dt:
11/06/1996
Title:
METHOD TO INCREASE SURFACE AREA OF A STORAGE NODE ELECTRODE, OF AN STC STRUCTURE, FOR DRAM DEVICES
47
Patent #:
Issue Dt:
11/10/1998
Application #:
08755869
Filing Dt:
12/02/1996
Title:
METHOD FOR FABRICATING MEMORY CELLS USING CHEMICAL MECHANICAL POLISHING TECHNOLOGY
48
Patent #:
Issue Dt:
08/11/1998
Application #:
08756129
Filing Dt:
11/25/1996
Title:
A METHOD OF FORMING A LOW COST DRAM CELL WITH SELF ALIGNED TWIN TUB CMOS DEVICES AND A PILLAR SHAPED CAPACITOR
49
Patent #:
Issue Dt:
09/23/1997
Application #:
08791507
Filing Dt:
01/30/1997
Title:
METHOD OF FABRICATING A TOOTHED-SHAPE CAPACITOR NODE IN A SEMICONDUCTOR DRAM CIRCUIT
50
Patent #:
Issue Dt:
10/28/1997
Application #:
08791518
Filing Dt:
01/30/1997
Title:
METHOD OF FABRICATING A TOOTHED-SHAPE CAPACITOR NODE USING A THIN OXIDE AS A MASK
51
Patent #:
Issue Dt:
09/08/1998
Application #:
08807441
Filing Dt:
02/28/1997
Title:
METHOD FOR FORMING A DRAM CAPACITOR USING HSG-SI TECHNIQUE AND OXYGEN IMPLANT
52
Patent #:
Issue Dt:
06/02/1998
Application #:
08808338
Filing Dt:
02/28/1997
Title:
METHOD FOR FORMING A DRAM CAPACITOR USING HSG-SI
53
Patent #:
Issue Dt:
08/11/1998
Application #:
08813721
Filing Dt:
03/07/1997
Title:
METHOD FOR PRODUCING CAPACITORS HAVING INCREASED SURFACE AREA FOR DYNAMIC RANDOM ACCESS MEMORY
54
Patent #:
Issue Dt:
04/28/1998
Application #:
08813722
Filing Dt:
03/07/1997
Title:
METHOD FOR FABRICATING DYNAMIC RANDOM ACCESS MEMORY WITH A FLAT TOPOGRAPHY AND FEWER PHOTOMASKS
55
Patent #:
Issue Dt:
10/06/1998
Application #:
08813723
Filing Dt:
03/07/1997
Title:
USE OF A GRATED TOP SURFACE TOPOGRAPHY FOR CAPACITOR STRUCTURES
56
Patent #:
Issue Dt:
11/17/1998
Application #:
08825524
Filing Dt:
04/04/1997
Title:
METHOD FOR FORMING A CAPACITOR USING A HEMISPHERICAL-GRAIN STRUCTURE
57
Patent #:
Issue Dt:
08/11/1998
Application #:
08827817
Filing Dt:
04/11/1997
Title:
METHOD FOR MANUFACTURING DOUBLE-CROWN CAPACITORS SELF-ALIGNED TO NODE CONTACTS ON DYNAMIC RANDOM ACCESS MEMORY
58
Patent #:
Issue Dt:
07/14/1998
Application #:
08827820
Filing Dt:
04/11/1997
Title:
METHOD FOR MANUFACTURING CROWN-SHAPED CAPACITORS FOR DYNAMIC RANDOM ACCESS MEMORY INTEGRATED CIRCUITS
59
Patent #:
Issue Dt:
08/18/1998
Application #:
08835576
Filing Dt:
04/09/1997
Title:
METHOD TO INCREASE THE AREA OF A STACKED CAPACITOR STRUCTURE BY CREATING A GRATED TOP SURFACE BOTTOM ELECTRODE
60
Patent #:
Issue Dt:
07/14/1998
Application #:
08850908
Filing Dt:
05/02/1997
Title:
MEHTOD FOR FABRICATING A SEMICONDUCTOR MEMORY CELL IN A DRAM
61
Patent #:
Issue Dt:
08/11/1998
Application #:
08856777
Filing Dt:
05/15/1997
Title:
METHOD OF FABRICATING A DRAM CELL WITH AN AREA EQUAL TO FOUR TIMES THE USED MINIMUM FEATURE
62
Patent #:
Issue Dt:
11/03/1998
Application #:
08859855
Filing Dt:
05/21/1997
Title:
METHOD OF MAKING A STACK CAPACITOR IN A DRAM CELL
63
Patent #:
Issue Dt:
12/01/1998
Application #:
08868605
Filing Dt:
06/04/1997
Title:
FABRICATION METHOD FOR A CYLINDRICAL CAPACITOR FOR A SEMICONDUCTOR DEVICE
64
Patent #:
Issue Dt:
10/20/1998
Application #:
08868607
Filing Dt:
06/04/1997
Title:
STACK DRAM CELL MANUFACTURING PROCESS WITH HIGH CAPACITANCE CAPACITOR
65
Patent #:
Issue Dt:
09/08/1998
Application #:
08876914
Filing Dt:
06/16/1997
Title:
A STACKED CAPACITOR DRAM STRUCTURE FEATURING A MULTIPLE CROWN SHAPED POLYSILICON LOWER ELECTRODE
66
Patent #:
Issue Dt:
09/15/1998
Application #:
08892334
Filing Dt:
07/14/1997
Title:
REDUCED MASK DRAM PROCESS
67
Patent #:
Issue Dt:
12/01/1998
Application #:
08939971
Filing Dt:
09/29/1997
Title:
A METHOD OF FABRICATING A NEW DYNAMIC RANDOM ACCESS MEMORY (DRAM) CELL HAVING A BURIED HORIZONTAL TRENCH CAPACITOR
68
Patent #:
Issue Dt:
06/09/1998
Application #:
08957675
Filing Dt:
10/24/1997
Title:
METHOD OF FABRICATING CAPACITOR OVER BIT LINE COB STRUCTURE FOR A VERY HIGH DENSITY DRAM APPLICATIONS
69
Patent #:
Issue Dt:
12/29/1998
Application #:
08964809
Filing Dt:
11/05/1997
Title:
METHOD FOR MAKING DYNAMIC RANDOM ACCESS MEMORY CELLS HAVING DOUBLE- CROWN STACKED CAPACITORS WITH CENTER POSTS
70
Patent #:
Issue Dt:
12/22/1998
Application #:
09003301
Filing Dt:
01/06/1998
Title:
METHOD OF FORMING A CROWN SHAPE CAPACITOR
71
Patent #:
Issue Dt:
03/06/2001
Application #:
09022405
Filing Dt:
02/12/1998
Title:
METHOD FABRICATING A DRAM CELL WITH AN AREA EQUAL TO FOUR TIMES THE USED MINIMUM FEATURE
72
Patent #:
Issue Dt:
11/17/1998
Application #:
09066010
Filing Dt:
04/24/1998
Title:
NOVEL METHOD FOR MAKING SELF-ALIGNED NODE CONTACTS TO BIT LINES FOR CAPACITOR-OVER-BIT-LINE STRUCTURES ON DYNAMIC RANDOM ACCESS MEMORY (DRAM) DEVICES
73
Patent #:
Issue Dt:
01/12/1999
Application #:
09106332
Filing Dt:
06/29/1998
Title:
NEW METHOD FOR FABRICATING DYNAMIC RANDOM ACCESS MEMORY (DRAM) CELLS WITH MINIMUM ACTIVE CELL AREAS USING SIDEWALL-SPACER BIT LINES
74
Patent #:
Issue Dt:
06/06/2000
Application #:
09121709
Filing Dt:
07/24/1998
Title:
METHOD FOR FORMING A CAPACITOR WITH A MULTIPLE PILLAR STRUCTURE
75
Patent #:
Issue Dt:
04/17/2001
Application #:
09163384
Filing Dt:
09/30/1998
Title:
DYNAMIC RANDOM ACCESS MEMORY (DRAM) CELL HAVING A BURIED HORIZONTAL TRENCH CAPACITOR BY A NOVEL FABRICATION METHOD
Assignor
1
Exec Dt:
10/26/2010
Assignee
1
NO. 8, LI-HSIN RD. 6, SCIENCE-BASED INDUSTRIAL PARK
HSIN-CHU, TAIWAN 300-77
Correspondence name and address
THOMAS, KAYDEN, HORSTEMEYER & RISLEY
600 GALLERIA PKWY
SUITE 1500
ATLANTA, GA 30339

Search Results as of: 05/30/2024 02:43 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT